

Low-Jitter I²C/SPI Programmable Dual LVDS Oscillator


Datasheet

General Description

The DSC2133 and DSC2233 series of programmable, high-performance dual LVDS oscillators utilizes a proven silicon MEMS technology to provide excellent jitter and stability while incorporating high output frequency flexibility. DSC2133 and DSC2233 allow the user to independently modify the frequency of each output using I²C or SPI interface, respectively. User can also select from two pre-programmed default output frequencies using the control pin.

DSC2133 and DSC2233 are packaged in 14-pin 3.2x2.5 mm QFN package and available in temperature grades from Ext. Commercial to Industrial.

Block Diagram



Pin #	DSC2133 (I ² C)	DSC2233 (SPI)
3	NC	SCLK
5	SDA	MOSI
6	SCL	MISO
7	CS_bar	SS

Features

- **Low RMS Phase Jitter: <1 ps (typ)**
- **High Stability: ± 25 , ± 50 ppm**
- **Wide Temperature Range**
 - Industrial: -40° to 85° C
 - Ext. commercial: -20° to 70° C
- **High Supply Noise Rejection: -50 dBc**
- **Two Independent LVDS Outputs**
- **I²C/SPI Programmable Frequencies**
- **Short Lead Times: 2 Weeks**
- **Wide Frequency Range:**
 - LVDS Output: 2.3 to 460 MHz
- **Miniature Footprint of 3.2x2.5mm**
- **Excellent Shock & Vibration Immunity**
 - Qualified to MIL-STD-883
- **High Reliability**
 - 20x better MTF than quartz oscillators
- **Supply Range of 2.25 to 3.6 V**
- **Lead Free & RoHS Compliant**

Applications

- **Storage Area Networks**
 - SATA, SAS, Fibre Channel
- **Passive Optical Networks**
 - EPON, 10G-EPON, GPON, 10G-PON
- **Ethernet**
 - 1G, 10GBASE-T/KR/LR/SR, and FCoE
- **HD/SD/SDI Video & Surveillance**
- **PCI Express**

Pin Description

Pin No.	Pin Name	Pin Type	Description
1	Enable	I	Enables outputs when high and disables when low
2	NC	NA	Leave unconnected or grounded
3	NC	NA	DSC2133: Leave unconnected or grounded
	SCLK	I	DSC2233: Serial clock from master
4	GND	Power	Ground
5	SDA	I	DSC2133: I ² C Serial Data
	MOSI		DSC2233: SPI Serial Data from Master to Slave
6	SCL	I	DSC2133: I ² C Serial Clock
	MISO	O	DSC2233: SPI Serial Data from Slave to Master
7	CS_bar	I	DSC2133: I ² C Chip Select (Active Low)
	SS	I	DSC2233: SPI Slave Select (Active Low)
8	Output1+	O	Positive LVDS Output 1
9	Output1-	O	Negative LVDS Output 1
10	Output 2-	O	Negative LVDS Output 2
11	Output 2+	O	Positive LVDS Output 2
12	VDD2	Power	Power Supply for LVDS Output 2
13	VDD	Power	Power Supply
14	FS	I	Default output clock frequency bit

Operational Description

The DSC2133/2233 is a dual LVDS oscillator consisting of a MEMS resonator and a support PLL IC. The outputs are generated through independent 8-bit programmable dividers from the output of the internal PLL.

DSC2133/2233 allows for easy programming of the output frequencies using I²C/SPI interface. Upon power-up, the initial output frequencies are controlled by an internal pre-programmed memory (OTP). This memory stores all coefficients required by the PLL for two different default frequency pairs. The

control pin (FS) selects the initial pair. Once the device is powered up, a new output frequency pair can be programmed. Programming details are provided in the **Programming Guide**. Standard default frequency pairs are described in the following sections. Discera supports customer defined versions of the DSC2133/2233.

When Enable (pin 1) is floated or connected to VDD, the DSC2133/2233 is in operational mode. Driving Enable to ground will tri-state both output drivers (hi-impedance mode).

Output Clock Frequencies

Table 1 lists the standard default frequency configurations and the associated ordering information to be used in conjunction with the ordering code. Customer defined combinations are available.

Table 1. Pre-programmed pin-selectable output frequency pairs

Ordering Info	Freq (MHz)	Select Bit [FS] – Default is [1]	
		0	1
G0001	f _{OUT1}	148.5	156.25
	f _{OUT2}	74.25	125
G0002	f _{OUT1}	100	125
	f _{OUT2}	100	125
GXXXX	f _{OUT1}	Contact factory for additional configurations.	
	f _{OUT2}		


Frequency select bit are weakly tied high so if left unconnected the default setting will be [1] and the device will output the associated frequency highlighted in **Bold**.

Absolute Maximum Ratings

Item	Min	Max	Unit	Condition
Supply Voltage	-0.3	+4.0	V	
Input Voltage	-0.3	$V_{DD}+0.3$	V	
Junction Temp	-	+150	°C	
Storage Temp	-55	+150	°C	
Soldering Temp	-	+260	°C	40sec max.
ESD	-		V	
HBM		4000		
MM		400		
CDM		1500		

Note: 1000+ years of data retention on internal memory

Ordering Code




Specifications (Unless specified otherwise: T=25° C)

Parameter		Condition	Min.	Typ.	Max.	Unit
Supply Voltage ¹	V_{DD}		2.25		3.6	V
Supply Current	I_{DD}	EN pin low – outputs are disabled		21	23	mA
Supply Current ²	I_{DD}	EN pin high – outputs are enabled $R_L=100\Omega$, $F_{O1}=F_{O2}=156.25$ MHz		38		mA
Frequency Stability	Δf	Includes frequency variations due to initial tolerance, temp. and power supply voltage			±25 ±50	ppm
Aging	Δf	1 year @25°C			±5	ppm
Startup Time ³	t_{SU}	T=25°C			5	ms
Input Logic Levels						
Input logic high	V_{IH}		0.75x V_{DD}		-	V
Input logic low	V_{IL}		-		0.25x V_{DD}	
Output Disable Time ⁴	t_{DA}				5	ns
Output Enable Time	t_{EN}				20	ns
Pull-Up Resistor ²		Pull-up exists on all digital IO		40		kΩ
LVDS Outputs						
Output Offset Voltage		R=100Ω Differential	1.125		1.4	V
Delta Offset Voltage					50	mV
Pk to Pk Output Swing		Single-Ended		350		mV
Output Transition time ⁴						
Rise Time	t_R	20% to 80%		200		ps
Fall Time	t_F	$R_L=50\Omega$, $C_L=2$ pF				
Frequency	f_0	Single Frequency	2.3		460	MHz
Output Duty Cycle	SYM	Differential	48		52	%
Period Jitter ⁵	J_{PER}	$F_{O1}=F_{O2}=156.25$ MHz		2.5		ps _{RMS}
Integrated Phase Noise	J_{CC}	200kHz to 20MHz @148.5MHz 100kHz to 20MHz @148.5MHz 12kHz to 20MHz @148.5MHz		0.28 0.4 1.7	2	ps _{RMS}

Notes:


- Pin 4 V_{DD} should be filtered with 0.01uF capacitor.
- Output is enabled if Enable pad is floated or not connected.
- t_{SU} is time to 100PPM stable output frequency after V_{DD} is applied and outputs are enabled.
- Output Waveform and Test Circuit figures below define the parameters.
- Period Jitter includes crosstalk from adjacent output.

Nominal Performance Parameters (Unless specified otherwise: T=25° C, V_{DD}=3.3 V)




LVDS Phase jitter (integrated phase noise)

Output Waveform: LVDS



Solder Reflow Profile



MSL 1 @ 260°C refer to JSTD-020C



Ramp-Up Rate (200°C to Peak Temp)	3°C/Sec Max.
Preheat Time 150°C to 200°C	60-180 Sec
Time maintained above 217°C	60-150 Sec
Peak Temperature	255-260°C
Time within 5°C of actual Peak	20-40 Sec
Ramp-Down Rate	6°C/Sec Max.
Time 25°C to Peak Temperature	8 min Max.

Package Dimensions

3.2 x 2.5 mm 14 Lead Plastic Package


External Dimensions

units: mm[inch]



Recommended Solder Pad Layout

units: mm[inch]



Disclaimer:

Discera makes no warranty of any kind, express or implied, with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Discera reserves the right to make changes without further notice to materials described herein. Discera does not assume any liability arising from the application or use of any product or circuit described herein. Discera does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Discera's product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Discera against all charges.