
Hardware Design Checklist

1.0 INTRODUCTION

This document provides a hardware design checklist for the Microchip VSC8541 product family. It is meant to help customers achieve first-pass design success.

These checklist items should be followed when utilizing the VSC8541 in a new design. A summary of these items is provided in [Section 12.0, "Hardware Checklist Summary"](#). Detailed information on these subjects can be found in the corresponding sections:

- [Section 2.0, "General Considerations"](#)
- [Section 3.0, "Power"](#)
- [Section 4.0, "Ethernet Signals"](#)
- [Section 5.0, "Clock Circuit"](#)
- [Section 6.0, "Configuration for System Application"](#)
- [Section 7.0, "Digital Interface"](#)
- [Section 8.0, "Management Interface"](#)
- [Section 9.0, "Startup"](#)
- [Section 10.0, "Configuration Pins \(Strapping Options\)"](#)
- [Section 11.0, "Miscellaneous"](#)

2.0 GENERAL CONSIDERATIONS

2.1 Required References

The VSC8541 implementor should have the following documents on hand:

- *VSC8541-02 and VSC8541-05 Single Port Gigabit Ethernet Copper PHY with GMII/RGMII/MII/RMII Interfaces Data Sheet*
- VSC8541EV EVB documents, including the schematics, PCB file, BOM, and so on. The documents can be found at <https://www.microchip.com/wwwproducts/en/VSC8541> in the **Documents** tab under Board Design Files.

2.2 Pin Check

- Check the pinout of the part against the data sheet. Ensure that all pins match the data sheet and are configured as inputs, outputs, or bidirectional for error checking.

2.3 Ground

- A single ground reference as a system ground is used for all ground pins. Use one continuous ground plane to ensure a low-impedance ground path and a continuous ground reference for all signals.
- A chassis ground is necessary between the magnetics and RJ45 connector at line side for better EMI and ESD.

VSC8541

3.0 POWER

Table 3-1 shows the power supply pins for VSC8541.

TABLE 3-1: POWER SUPPLY PINS

Pin Name	Pin Number	Description	Comment
VDD25A	2	2.5V power for GPHY analog port channel A, B, C, and D	Analog, use ferrite bead
VDD25A	8	2.5V power for GPHY analog port channel A, B, C, and D	
VDD25A	11	2.5V power for GPHY analog port channel A, B, C, and D	
VDD1A	5	1.0V analog core power	Analog, use ferrite bead
VDD1A	14	1.0V analog core power	
VDD1A	68	1.0V analog core power	
VDD1	17	1.0V digital core power	Digital, no ferrite bead
VDD1	34	1.0V digital core power	
VDDMAC	22	1.5V, 1.8V, 2.5V, or 3.3V GMII/MII/RGMII/RMII MAC power,	Digital, no ferrite bead
VDDMAC	28	1.5V, 1.8V, 2.5V, or 3.3V GMII/MII/RGMII/RMII MAC power	
VDDMAC	39	1.5V, 1.8V, 2.5V, or 3.3V GMII/MII/RGMII/RMII MAC power	
VDDMAC	44	1.5V, 1.8V, 2.5V, or 3.3V GMII/MII/RGMII/RMII MAC power	
VDDIO	58	2.5V or 3.3V general I/O power	Digital, no ferrite bead
VDDMDIO	49	1.2V, 1.5V, 1.8V, 2.5V, or 3.3V power for SMI pins	Digital, no ferrite bead

3.1 Current Requirements

- Ensure that the voltage regulators and power distribution are designed to adequately support these current requirements for each power rail. Refer to Table 3-2. In system design, the current values in the table need an additional margin of at least 30%.

TABLE 3-2: MAXIMUM RAIL CURRENTS

Power Rail	Voltage	Maximum Typical Current
VDD25A	2.5V	150 mA
VDD1A	1.0V	25 mA
VDD1	1.0V	90 mA
VDDMAC	1.5V, 1.8V, 2.5V, and 3.3V	75 mA (3.3V)
VDDIO/DDMDIO	3.3V (maximum)	5 mA

3.2 Power Supply Planes

- The VSC8541 requires three power rails: 3.3V (or other VDDMAC voltage), 2.5V, and 1.0V. It may also require two power rails when using 2.5V for VDDMAC and VDDIO/VDDMDIO. The filtered analog 1.0V and 2.5V supplies should not be shorted to any other digital supply at the package or PCB level. See Section 3.3, "Power Circuit Connection and Analog Power Plane Filtering".
- The most important PCB design and layout considerations are as follows:
 - Ensure that the return plane is adjacent to the power plane (without a signal layer in between).
 - Ensure that a single plane is used for voltage reference with splits for individual voltage rails within that plane. Try to maximize the area of each power split on the power plane based on corresponding via coordinates for

each rail to maximize coupling between each voltage rail and the return plane.


- Minimize resistive drop while efficiently conducting away heat from the device using one-ounce copper cladding.
- Four-layer PCBs with only one designated power plane must adhere to proper design techniques to prevent random system events, such as CRC errors. Each power supply requires the lowest resistive drop possible to power pins of the device with correctly positioned local decoupling. For more information, see [Section 3.4, "Decoupling Capacitors"](#).
- Ferrite beads should be used over a series inductor filter whenever possible, particularly for high-density or high-power devices.

3.3 Power Circuit Connection and Analog Power Plane Filtering

- The analog power supplies are:
 - VDD25A
 - VDD1A
- A ferrite bead should be used to isolate each analog supply from the rest of the board. The bead should be placed in series between the bulk decoupling capacitors and local decoupling capacitors.
- Because all PCB designs yield unique noise coupling behavior, not all ferrite beads or decoupling capacitors may be needed for every design. It is recommended that system designers provide an option to replace the ferrite beads with 0Ω resistors once a thorough evaluation of system performance is completed.
- Ferrite beads are not recommended on digital supplies VDD1, VDDMAC, VDDIO, and VDDMDIO.

The power and ground connections are shown in [Figure 3-1](#).

FIGURE 3-1: POWER SUPPLY CONNECTIONS AND LOCAL FILTERING



3.4 Decoupling Capacitors

- Bulk decoupling capacitors can be placed at any convenient position on the board. Local decoupling capacitors should be X5R or X7R ceramic and placed as close as possible to the VSC8541's power pins.
- Make sure that enough bulk capacitors (4.7 µF to 22 µF) are incorporated in each power rail.
- If the VSC8541 device is on the top layer of the printed circuit board (PCB), the best location for local decoupling capacitors is on the bottom or underside of the PCB, directly under the device.

VSC8541


4.0 ETHERNET SIGNALS

4.1 10/100/1000 Mbps Interface Connection

- **P0_D0P** (pin 13): This pin is the transmit/receive positive connection from Pair A of the internal PHY. This pin connects to the 10/100/1000 magnetics. No external terminator and bias are needed.
- **P0_D0N** (pin 12): This pin is the transmit/receive negative connection from Pair A of the internal PHY. This pin connects to the 10/100/1000 magnetics. No external terminator and bias are needed.
- **P0_D1P** (pin 10): This pin is the transmit/receive positive connection from Pair B of the internal PHY. This pin connects to the 10/100/1000 magnetics. No external terminator and bias are needed.
- **P0_D1N** (pin 9): This pin is the transmit/receive negative connection from Pair B of the internal PHY. This pin connects to the 10/100/1000 magnetics. No external terminator and bias are needed.
- **P0_D2P** (pin 7): This pin is the transmit/receive positive connection from Pair C of the internal PHY. This pin connects to the 10/100/1000 magnetics. No external terminator and bias are needed.
- **P0_D2N** (pin 6): This pin is the transmit/receive negative connection from Pair C of the internal PHY. This pin connects to the 10/100/1000 magnetics. No external terminator and bias are needed.
- **P0_D3P** (pin 4): This pin is the transmit/receive positive connection from Pair D of the internal PHY. This pin connects to the 10/100/1000 magnetics. No external terminator and bias are needed.
- **P0_D3N** (pin 3): This pin is the transmit/receive negative connection from Pair D of the internal PHY. This pin connects to the 10/100/1000 magnetics. No external terminator and bias are needed.

For 10/100/1000 Mbps channel connection details, refer to [Figure 4-1](#).

FIGURE 4-1: 10/100/1000 MBPS CHANNEL CONNECTIONS



4.2 10/100/1000 Magnetics Connection

- The center tap connection on the VSC8541 side for Pair A channel only connects a 0.1 µF capacitor to GND. No bias is needed.
- The center tap connection on the VSC8541 side for Pair B channel only connects a 0.1 µF capacitor to GND. No bias is needed.
- The center tap connection on the VSC8541 side for Pair C channel only connects a 0.1 µF capacitor to GND. No bias is needed.
- The center tap connection on the VSC8541 side for Pair D channel only connects a 0.1 µF capacitor to GND. No bias is needed.


- The center taps from all four pairs of the magnetic should not be connected together. The reason is the Common-mode voltage can be different between pairs, especially for 10/100 operation. (Pairs A and B are active, while Pairs C and D are inactive.)
- The center tap connection for each pair (A, B, C, and D) on the cable side (RJ45 side) should be terminated with a 75Ω resistor through a common 1000 pF, 2 kV capacitor to chassis ground.
- Only one 1000 pF, 2 kV capacitor to chassis ground is required. It is shared by Pair A, Pair B, Pair C, and Pair D center taps.
- The RJ45 shield should connect to chassis ground. This includes RJ45 connectors with or without integrated magnetics. See [Section 4.6, "Other Considerations"](#) for guidance on how chassis ground should be created from system ground.
- For the magnetics selection, please refer to magnetics suggested guidelines (*ENT-AN0098 Magnetics Guide* on Microchip Technology product page) for reference.

4.3 10/100 Mbps Interface Connection

- For designs needing only a 10/100 connection, the 1000 Mbps capability should be removed. The following may be done to remove the 1000 Mbps advertisement for Auto-Negotiation:
 - Set Port Register 0x00, Bit [6,13] = '01' (100 Mbps) or '00' (10 Mbps) to remove the 1000 Mbps speed.
 - Set Port Register 0x09, Bits [9:8] = '00' to remove Auto-Negotiation advertisements for 1000 Mbps.
 - Write a '1' to Register 0x00, Bit [9], a self-clearing bit, to force a restart of Auto-Negotiation.
- **P0_D0P** (pin 13): This pin is the transmit/receive positive connection from Pair A of the internal PHY. This pin connects to the 10/100 magnetics. No external terminator and bias are needed.
- **P0_D0N** (pin 12): This pin is the transmit/receive negative connection from Pair A of the internal PHY. This pin connects to the 10/100 magnetics. No external terminator and bias are needed.
- **P0_D1P** (pin 10): This pin is the transmit/receive positive connection from Pair B of the internal PHY. This pin connects to the 10/100 magnetics. No external terminator and bias are needed.
- **P0_D1N** (pin 9): This pin is the transmit/receive negative connection from Pair B of the internal PHY. This pin connects to the 10/100 magnetics. No external terminator and bias are needed.
- **P0_D2P** (pin 7): This pin can be left as NC (No Connect).
- **P0_D2N** (pin 6): This pin can be left as NC (No Connect).
- **P0_D3P** (pin 4): This pin can be left as NC (No Connect).
- **P0_D3N** (pin 3): This pin can be left as NC (No Connect).

For details on 10/100 Mbps channel connections, refer to [Figure 4-2](#).

FIGURE 4-2: 10/100 MBPS CHANNEL CONNECTIONS



4.4 10/100 Mbps Magnetics Connection

- The center tap connection on the VSC8541 side for Pair A (Transmit Channel) only connects a 0.1 μF capacitor to GND. No bias is needed.
- The center tap connection on the VSC8541 side for Pair B (Receive Channel) only connects a 0.1 μF capacitor to GND. No bias is needed.
- The center taps of the magnetics of the transmit and receive channels should not be connected together. The reason is the Common-mode voltage can be different between pairs.
- The center tap connection on the cable side (RJ45 side) for Pair A should be terminated with a 75 Ω resistor through a 1000 pF, 2 kV capacitor to chassis ground.
- The center tap connection on the cable side (RJ45 side) for Pair B should be terminated with a 75 Ω resistor through a 1000 pF, 2 kV capacitor to chassis ground.
- Only one 1000 pF, 2 kV capacitor to chassis ground is required. It is shared by both Pair A and Pair B center taps.
- MDI Connections:
 - Pin 1 of the RJ45 is TX+ and should trace through the magnetics to P0_D0P (pin 13) of the VSC8541.
 - Pin 2 of the RJ45 is TX- and should trace through the magnetics to P0_D0N (pin 12) of the VSC8541.
 - Pin 3 of the RJ45 is RX+ and should trace through the magnetics to P0_D1P (pin 10) of the VSC8541.
 - Pin 6 of the RJ45 is RX- and should trace through the magnetics to P0_D1N (pin 9) of the VSC8541.
- MDIX Connections:
 - Pin 3 of the RJ45 is TX+ and should trace through the magnetics to P0_D1P (pin 10) of the VSC8541.
 - Pin 6 of the RJ45 is TX- and should trace through the magnetics to P0_D1N (pin 9) of the VSC8541.
 - Pin 1 of the RJ45 is RX+ and should trace through the magnetics to P0_D0P (pin 13) of the VSC8541.
 - Pin 2 of the RJ45 is RX- and should trace through the magnetics to P0_D0P (pin 12) of the VSC8541.
- When using the VSC8541 device in the Auto MDIX mode of operation, the use of an Auto MDIX style magnetics module (i.e., the one where the two channels are identical) is required.

4.5 10/100 Mbps RJ45 Connection

- Pins 4 and 5 of the RJ45 connector interface to one pair of unused wires in CAT-5 type cables. These should be terminated to chassis ground through a 1000 pF, 2 kV capacitor. There are two methods of accomplishing this:
 1. Pins 4 and 5 can be connected together with two 49.9 Ω resistors. The common connection of these resistors should be connected through a third 49.9 Ω resistor to the 1000 pF, 2 kV capacitor.
 2. For a lower component count, the resistors can be combined. The two 49.9 Ω resistors in parallel perform like a 25 Ω resistor. The 25 Ω resistor in series with the 49.9 Ω resistor causes the entire circuit to function as a 75 Ω resistor. Therefore, by shorting pins 4 and 5 together on the RJ45 and terminating them with a 75 Ω resistor in series with the 1000 pF 2 kV capacitor to chassis ground, an equivalent circuit is created.
- Pins 7 and 8 of the RJ45 connector interface to one pair of unused wires in CAT-5 type cables. These should be terminated to chassis ground through a 1000 pF, 2 kV capacitor. There are two methods of accomplishing this:
 1. Pins 7 and 8 can be connected together with two 49.9 Ω resistors. The common connection of these resistors should be connected through a third 49.9 Ω resistor to the 1000 pF, 2 kV capacitor.
 2. For a lower component count, the resistors can be combined. The two 49.9 Ω resistors in parallel perform like a 25 Ω resistor. The 25 Ω resistor in series with the 49.9 Ω resistor causes the entire circuit to function as a 75 Ω resistor. Therefore, by shorting pins 7 and 8 together on the RJ45 and terminating them with a 75 Ω resistor in series with the 1000 pF 2 kV capacitor to chassis ground, an equivalent circuit is created.
- The RJ45 shield should be attached directly to chassis ground. This includes RJ45 connectors with or without integrated magnetics. See [Section 4.6, "Other Considerations"](#) for guidance on how chassis ground should be created from system ground.

4.6 Other Considerations

- Incorporate an SMD ferrite bead footprint to connect the chassis ground to the system ground. This allows some flexibility at EMI testing for different grounding options if leaving the footprint open keeps the two grounds separated. For best performance, short the grounds together with a ferrite bead or a capacitor. Users are required to place the capacitor/ferrite bead far away from the VSC8541 device in PCB layout placement for better ESD.

5.0 CLOCK CIRCUIT

5.1 Crystal and External Oscillator/Clock Connections


A 25 MHz (Maximum ± 100 ppm) crystal or a 25 MHz, 50 MHz, or 125 MHz (Maximum ± 100 ppm) oscillator or clock should be used as the device's clock source.

- **XTAL1**(pin 63): This is the clock circuit input for the VSC8541 device. This pin requires a capacitor to ground directly when a crystal is used. One side of the crystal connects to this pin.
- **XTAL2** (pin 64): This is the clock circuit output from the VSC8541. When a crystal is used, this pin connects to one side of the crystal pin that requires a capacitor to ground.
- Since every system design is unique, the capacitor values are system dependent, based on the C_L specifications of the crystal and the stray capacitance value. The PCB design, crystal, and layout all contribute to the characteristics of this circuit.
- Alternately, a 25 MHz, 50 MHz, or 125 MHz clock oscillator may be used to provide the clock source for the VSC8541. When using a single-ended clock source, it is better that **XTAL1**(pin 63) connects to a 2.5V oscillator. If using a 3.3V clock oscillator, designers need to use a resistor divider. **XTAL2** (pin 64) should be left floating as No Connect (NC). See [Figure 5-1](#).
- An external 1 M Ω resistor between **XTAL1** and **XTAL2** pin is necessary for the VSC8541.
- The use of a crystal with a minimum drive level of 100 μ W is recommended. A higher drive level is more preferable.
- **REFCLK_SEL0** (pin 62): Reference Clock mode/frequency select signal.
- **REFCLK_SEL1** (pin 61): Reference Clock mode/frequency select signal.
- The VSC8541 supports multiple reference clock input options through the strap pins [61,62] of **REFCLK_SEL** [1:0] to allow maximum system level flexibility. See [Table 5-1](#) for details on strap options.

TABLE 5-1: REFCLK FREQUENCY SELECTION

REFCLK_SEL [1:0]	Clock Components	Used Pins
00	25 MHz Crystal	XTAL1 and XTAL2 pins
01	25 MHz Oscillator	XTAL1 pin
10	50 MHz Oscillator	XTAL1 pin
11	125 MHz Oscillator	XTAL1 pin

FIGURE 5-1: CRYSTAL AND OSCILLATOR CONNECTIONS FOR VSC8541



VSC8541


6.0 CONFIGURATION FOR SYSTEM APPLICATION

The VSC8541 applications have three categories.

6.1 Design for Using RGMII Interface

- Set strap pin 36 MII_TXCLK = 0 by default or using an external pull-down resistor to configure the GMII/MII, RGMII, and RMII™ interface to RGMII mode.
- Use an MDC/MDIO-SMI interface that can access all MIIM registers for this GPHY. See [Figure 6-1](#).


FIGURE 6-1: DIAGRAM EXAMPLE FOR USING RGMII INTERFACE TO MAC RGMII



6.2 Design for Using GMII/MII Interface

- Set strap pin 36 MII_TXCLK = 1 by using an external pull-up resistor to configure the GMII/MII, RGMII and RMII™ interface to GMII/MII mode.
- Use an MDC/MDIO-SMI interface that can access all MIIM registers for this GPHY. See [Figure 6-2](#).


FIGURE 6-2: DIAGRAM EXAMPLE FOR USING GMII/MII INTERFACE TO MAC GMII/MII



6.3 Design for Using RMII™ Interface

- If the Unmanaged mode is selected, and Signal E is latched as a logic 1 (indicating RMII mode), the devices will default to RMII mode regardless of the latched state of the MII_TXCLK.
- Set the strap pin 32 RX_CLK = 1 by using an external pull-up resistor for Unmanaged mode, and set strap pin 30 RXDV/RX_CTL (Signal E) = 1 by using an external pull-up resistor to configure the GMII/MII, RGMII, and RMII interface to RMII mode.
- Note that RMII only supports 100 Mbps and 10 Mbps, and not 1000 Mbps. When RMII is used, 1000M advertisement should be disabled by strapping signals C and D to a value other than '00' (Unmanaged mode) or by clearing bits [9:8] of register 9 to 0 (Managed mode). For consistency, it is also suggested not to connect copper port pairs C and D to the RJ45 and magnetics.
- Use an MDC/MDIO-SMI interface that can access all MIIM registers for this GPHY. See [Figure 6-3](#).

FIGURE 6-3: DIAGRAM EXAMPLE FOR USING RMII INTERFACE TO MAC RMII



VSC8541

7.0 DIGITAL INTERFACE

7.1 Strap Pins for RGMII, GMII/MII, and RMII Configuration

- The VSC8541 provides one digital interface. The interface can be configured to RGMII, GMII/MII, and RMII with different modes through the strap pins 36, 32, and 30. For detailed configurations, refer to [Table 7-1](#).


TABLE 7-1: INTERFACE CONFIGURATIONS

Interface Modes	Strap Pin 36 MII_TXCLK Pull-Up = 1, Pull-Down = 0 (Default)	Strap Pin 32 RX_CLK Pull-Up = 1, Pull-Down = 0 (Default)	Strap Pin 30 RXDV/ RX_CTL Pull-Up = 1, Pull-Down = 0 (Default)
RGMII	0	N/A	0
GMII/MII	1	N/A	0
RMII™ Mode 1 50 MHz (RMII Normal mode)	N/A	1	1
RMII™ Mode 2 25/125 MHz (RMII Clock mode)	N/A	1	1

7.2 RGMII Interface

- The VSC8541 provides RGMII. The RGMII interface contains two distinct groups of signals: one for transmission and one for receiving.
- Please see [Table 7-1](#) for the detailed configuration of the RGMII.
- The VSC8541 devices support RGMII versions 1.3 and 2.0. The RGMII interface supports all three speeds (10 Mbps, 100 Mbps, and 1000 Mbps) and is used as an interface to a RGMII-compatible MAC. The devices are compliant with the RGMII interface specification when VDDMAC is operating at 2.5 V. While the RGMII specification only specifies operation at 2.5 V, the devices can also support the RGMII interface at 1.5 V, 1.8 V, and 3.3 V.
- MCU GMAC RGMII should have the same speed and duplex as the VSC8541 RGMII interface. The VSC8541 RGMII connections with MCU RGMII and are shown in [Figure 7-1](#).

FIGURE 7-1: CONNECTIONS BETWEEN VSC8541 RGMII AND MCU RGMII INTERFACE



7.2.1 SYSTEM CONSIDERATION FOR DESIGN WITH RGMII INTERFACE

- The VSC8541 supports RGMII V2.0 specifications. The RMII interface needs to meet Ingress Internal Delay (RGMII-IID) and Egress Internal Delay (RGMII-EID) specifications. In most cases, setting the VSC8541 RGMII ID is required based on other end RMII-ID to meet the RGMII V2.0 specifications. Remember to use either strap pins or the register 20E2 to set VSC8541 RGMII-ID. The VSC8541 RGMII-ID setting principles are detailed in [Table 7-2](#).
- The VSC8541 RGMII register setting is based on other end RGMII clock input/output clock delay and RGMII traces routing with equal length for two distinct groups of signals in the PCB layout.

TABLE 7-2: REFERENCE FOR RGMII STRAP PINS OR REGISTER CONFIGURATION


VSC8541 Strap pins RXD0, RXD1 (Signal A, B)	VSC8541 RGMII RX_CLK and GTX_CLK Input and Output Delay	VSC8541 Register (20E2)	VSC8541 RGMII Clock Delay/Slew Configuration	Other End RGMII Default RGMII-ID or Configuration
1,0 = 2.0 ns 1,1 = 2.6 ns For both GTX_CLK and RX_CLK	Ingress Clock Input (GTX_CLK)	Bits [2:0]	Delay	No Delay or A Little Delay
	Egress Clock Output (RX_CLK)	Bits [6:4]	Delay	No Delay or A Little Delay
	Ingress Clock Input (GTX_CLK)	Bits [2:0]	Delay	No Delay or A Little Delay
	Egress Clock Output (RX_CLK)	Bits [6:4]	No Delay or A Little Delay	Delay
	Ingress Clock Input (GTX_CLK)	Bits [2:0]	No Delay or A Little Delay	Delay
	Egress Clock Output (RX_CLK)	Bits [6:4]	Delay	No Delay or A Little Delay
0,0 = 0.2 ns (Default) 0,1 = 1.1 ns For both GTX_CLK and RX_CLK	Ingress Clock Input (GTX_CLK)	Bits [2:0]	No Delay or A Little Delay	Delay
	Egress Clock Output (RX_CLK)	Bits [6:4]	No Delay or A Little Delay	Delay

Note 1: Based on this table, the strap pin method can be used when the other end transmitting/receiving RGMII-ID has the same no delay (a little delay) or delay for both cases.

7.3 GMII/MII Interface

- The GMII/MII interface supports all three speeds—10 Mbps, 100 Mbps, and 1000 Mbps. GMII/MII is used as an interface to a GMII/MII-compatible MAC. The devices are compliant with the GMII/MII interface specification when VDDMAC is operating at 3.3 V. While the GMII/MII specification only specifies operation at 3.3 V, the devices can also support the GMII/MII interface at 1.5 V, 1.8 V, and 2.5 V.
- The GMII interface contains two distinct groups of signals: one for transmission and one for receiving. The VSC8541 GMII/MII and MCU GMII/MII connections are shown in [Figure 7-2](#).
- Refer to [Table 7-1](#) for the detailed configuration of the GMII/MII.

FIGURE 7-2: CONNECTIONS BETWEEN VSC8541 GMII AND MCU GMII INTERFACE



7.4 RMII™ Interface

- [Table 7-1](#) shows the detailed configuration of the RMII™ mode 1 50 MHz RMII Normal mode and RMII™ mode 2 25 MHz/125 MHz RMII Clock mode of VSC8541 interface. Based on the diagram, the RMII Clock mode provides a 50 MHz RMII reference clock, while the RMII Normal mode receives a 50 MHz RMII reference clock.
- The RMII interface supports 10 Mbps and 100 Mbps speeds and is used as an interface to an RMII-compatible MAC. The devices are compliant with the RMII interface specification when VDDMAC is operating at 3.3V. While the RMII specification only specifies operation at 3.3V, the devices can also support the RMII interface at 1.5V, 1.8V, and 2.5V.
- The VSC8541 interface RMII mode 1 50 MHz RMII Normal mode (input 50 MHz reference clock) and RMII mode 2 25 MHz/125 MHz RMII Clock mode (output 50 MHz reference clock) are shown in [Figure 7-3](#) and [Figure 7-4](#), respectively.

7.4.1 RMII™ MODE 1 50 MHz RMII NORMAL MODE

- The VSC8541 Interface can be set to RMII mode 1. See [Table 7-1](#).
- In this mode of operation, an external source is used to provide a 50 MHz clock through the **RMII_CLKIN** and the **XTAL1** pin. This 50 MHz clock is used as the main clock for the RMII interface and must be used as the reference clock for the PHY connected to the **XTAL1** pin. In this mode, the **RMII_CLKOUT** signal from the PHY is not used. The **RMII_CLKOUT** is enabled by default, and that clock output should be disabled through register 27E2.4.
- The other side can be an MAC RMII Clock mode or an MAC RMII Normal mode. The connections are illustrated in [Figure 7-3](#) and [Figure 7-4](#).

FIGURE 7-3: CONNECTIONS BETWEEN VSC8541 RMII MODE 1 (50 MHz RMII NORMAL MODE) AND MAC RMII NORMAL MODE (INPUT 50 MHz REFCLK CLOCK)





FIGURE 7-4: CONNECTIONS BETWEEN VSC8541 RMII MODE 1 (50 MHz RMII NORMAL MODE) AND MAC RMII CLOCK MODE (OUTPUT 50 MHz REFCLK CLOCK)




VSC8541

7.4.2 RMII™ MODE 2 25 MHz/125 MHz RMII CLOCK MODE

- The VSC8541 Interface can be set to RMII mode 2. See [Table 7-1](#).
- In this mode of operation, the PHY operates from a 25 MHz crystal (XTAL1 and XTAL2) or 25 MHz/125 MHz single-ended external clock (XTAL1) and sources the 50 MHz clock required for the RMII interface. This 50 MHz clock is output from the PHY on the **RMII_CLKOUT** pin and then connected to the MAC and PHY **RMII_CLKIN** signals. In this mode, the PHY generates a 50 MHz clock for the system, and that clock output is enabled.
- The other side can be a MAC RMII Normal mode to receive 50 MHz RMII REFCLK clock. The connections are illustrated in [Figure 7-5](#).

FIGURE 7-5: CONNECTIONS BETWEEN VSC8541 RMII MODE 2 (25 MHz/125 MHz RMII CLOCK MODE) AND MAC RMII NORMAL MODE (INPUT 50 MHz REFCLK CLOCK)



7.5 RGMII, GMII/MII, and RMII™ Interface Series Terminations

- Provisions should be made for series resistors for all outputs on the RGMII, GMII/MII, and RMII™ interfaces. Series resistors will enable the designer to closely match the output driver impedance of the VSC8541 and PCB trace impedance to minimize ringing on these signals. Exact resistor values are application dependent and must be analyzed in-system. The recommended values of these series resistors (R_s) and PCB R_s placement are in [Table 7-3](#) and [Table 7-4](#).

TABLE 7-3: RECOMMENDED SERIES TERMINATION RESISTOR VALUES

VDDMAC Value	Series Termination Resistor R_s Value
1.5V	27Ω
1.8V	33Ω
2.5V	39Ω
3.3V	39Ω

TABLE 7-4: SERIES TERMINATIONS FOR RGMII, GMII/MII, AND RMII™ INTERFACE

Signals for RGMII, GMII/MII, and RMII Interface	Series Resistors at VSC8541 RGMII, GMII/MII, and RMII Drive Pins	Series Resistors at the other end RGMII, GMII/MII, and RMII Drive Pins
RXD [3:0]/RXD [7:0]/RXD [1:0]	Rs	—
RX_DV/CRSDV/RX_CTL	Rs	—
RX_CLK/RMII_CLKOUT	Rs	—
TX_CLK/GTX_CLK/RMII_CLKIN	Rs for MII_TXCLK	Rs
TX_EN/TX_CTL	—	Rs
TXD [3:0]/TXD [7:0]/TXD [1:0]	—	Rs

Note 1: The series resistors should be placed as close as possible to both VSC8541 drive pins and the other end drive pins in the PCB layout.

2: The unused pins of the interfaces should be unconnected except the unused I/O pin without internal pull-up or pull-down.

8.0 MANAGEMENT INTERFACE

8.1 Serial Management Interface (SMI)

- The VSC8541 family of devices includes an IEEE 802.3-compliant Serial Management Interface (SMI) that is affected by using the devices' **MDC** and **MDIO** pins. The SMI provides access to device control and status registers stated in the *VSC8541 Data Sheet*. The register set that controls the SMI consists of 32 16-bit registers, including all required IEEE-specified registers. Additional pages of registers are accessible using device register 31.
- Energy-efficient Ethernet control registers are available through the SMI using Clause 45 registers and Clause 22 register access in registers 13 to 14.
- The SMI is a synchronous serial interface with input data to the VSC8541 family of devices on the **MDIO** pin that is clocked on the rising edge of the **MDC** pin. The output data is sent to the **MDIO** pin on the rising edge of the MDC signal. The interface can be clocked at a rate ranging from 0 MHz to 12.5 MHz, depending on the total load on **MDIO**. An external 2 k Ω pull-up resistor is required on the **MDIO** pin.

8.2 SMI Pins

- The **MDC** (pin 48): This pin is a management data clock. A maximum of 12.5 MHz reference input is used to clock serial **MDIO** data into and out of the PHY.
- The **MDIO** (pin 50): This pin is a management data input/output pin. From this pin, serial data is bidirectionally and synchronously written or read between the PHY and station manager on the positive edge of MDC. One 2 k Ω external pull-up resistor is required, and the pull-up resistor should be tied to the VDDMDIO power.
- The **MDINT** (pin 51): This pin is a management interrupt signal. This output is open-drain and requires an external pull-up resistor. It may be wired with other open-drain interrupt signals. If **MDINT** is unused, it may be left unconnected, without a resistor.

9.0 STARTUP

9.1 Reset

- The VSC8541 must be reset at power-up. One option is to hold **NRESET** low for a minimum of 1 ms after all power rails are up, control pins are stable, and clocks are active. Another option is to pulse **NRESET** low for a minimum 1 ms after power-up. **NRESET** is typically driven by a voltage monitor device or by the management processor or FPGA.
- The **NRESET** (pin 53) is an active-low RESET input. This signal resets all logic and all register bits to their default values within the VSC8541.

10.0 CONFIGURATION PINS (STRAPPING OPTIONS)

- The VSC8541 family of devices provides hardware-configured modes of operation that are achieved by sampling output pins on the rising edge of Reset and externally pulling the pin to a logic HIGH or LOW (based on the desired configuration). These pins become inputs while NRESET is asserted, and the logic states of the pins are latched in the device upon deassertion of NRESET. To ensure correct operation of the hardware strapping function, any other device connected to these pins must not actively drive a signal onto them.

10.1 Hardware Mode Strapping and PHY Addressing

Table 10-1 describes the pins used for Hardware mode strapping and PHY Addressing as well as their respective modes.

TABLE 10-1: HARDWARE MODE STRAPPING AND PHY ADDRESSING

Pins and Default PU = 1, PD = 0	Operation Mode	Description
CLKOUT (pin 54 PD)	Enable/disable CLKOUT signal	Clock output 0 = Disabled (Default) 1 = Enabled
RX_CLK (pin 32 PD)	Managed or Unmanaged mode	Mode Select 0 = Managed mode (Default) 1 = Unmanaged mode
RXD0 (pin 29 PD)	Signal A	Managed mode: See Table 10-2 for PHY Addressing Unmanaged mode: See Table 10-3, Table 10-4, and Table 10-5.
RXD1 (pin 27 PD)	Signal B	
RXD2 (pin 26 PD)	Signal C	
RXD3 (pin 25 PD)	Signal D	
RX_DV/RX_CTL (pin 30 PD)	Signal E	
MII_TXCLK (pin 36 PD)	Select GMII/MII or RGMII/RMII Interface mode	RGMII and GMII/MII Select 0 = RGMII mode (Default) 1 = GMII/MII mode
RXD4 (pin 24 PD)	In Unmanaged mode: PHY address bit 0	Unmanaged mode: PHY Addressing: RXD [5:4] = 00 (Default) 01, 10, and 11
RXD5 (pin 23 PD)	In Unmanaged mode: PHY address bit 1	
RXD6 (pin 21 PD)	CLKOUT frequency selection bit 0	RXD [7:6], CLKOUT [1:0]: 00 = 25 MHz (Default) 01 = 50 MHz 10 = 125 MHz 11 = Reserved See Note 1.
RXD7 (pin 20 PD)	CLKOUT frequency selection bit 1	
RXER (pin 31 PD)	Enable Forced 1000BT mode	0 = Normal 1000BASE-T mode 1 = Forced 1000BASE-T mode
COL (pin 18 PD)	Force MASTER/SLAVE when Forced 1000BT mode is selected	0 = Forced Slave mode (Default) 1 = Forced Master mode
CRS (pin 19 PD)	Force MDI/MDIX when Forced 1000BT mode is selected	0 = Forced MDI mode (Default) 1 = Forced MDIX mode

Note 1: Applies if CLKOUT is enabled. The clock output is from pin 54.

10.2 Managed Mode

- When the **RX_CLK** pin is pulled low and the state of that signal is latched to logic 0 on the rising edge of Reset, the devices operate in Managed mode. In Managed mode, the remaining five signals (A to E) are used to set the PHY address, allowing up to 32 devices to reside on the shared MDIO bus. In this mode, the devices can be configured using register access and no additional hardware configurability is provided. [Table 10-2](#) lists the assigned PHY address values in Managed mode.

TABLE 10-2: PHY ADDRESS IN MANAGED MODE

Signal	PHY Address Values
Signal A	PHY address bit 0
Signal B	PHY address bit 1
Signal C	PHY address bit 2
Signal D	PHY address bit 3
Signal E	PHY address bit 4

10.3 Unmanaged Mode

- When **RX_CLK** is pulled high externally, and the state of that signal is latched to logic 1 on the rising edge of Reset, the devices operate in Unmanaged mode. The signals A to E are used to set default chip configurations as described by the following:
 - Signals A and B are used to set the RGMII **RX_CLK** and **TX_CLK** (**GTX_CLK**) delay settings (as defined in register 20E2). [Table 10-3](#) shows the details for strap pins in [Table 10-1](#).

TABLE 10-3: SIGNAL A AND B STRAP FUNCTION IN UNMANAGED MODE

Signal A, B	RX_CLK and TXCLK Delay Setting
0, 0	000 – 0.2 ns
0, 1	010 – 1.1 ns
1, 0	100 – 2.0 ns
1, 1	110 – 2.6 ns

- Signals C and D are used to select the link advertisement setting. [Table 10-4](#) shows the details for strap pins.

TABLE 10-4: SIGNAL C AND D STRAP FUNCTION IN UNMANAGED MODE

Signal C, D	Link Advertisement
0, 0	Default mode of operation, 10/100/1000 FDX/HDX, Auto-neg ON
0, 1	10/100 FDX/HDX, auto-neg ON (disable 1000BT advertisements)
1, 0	100BTX, HDX Forced mode, Auto-neg OFF
1, 1	10BT, HDX Forced mode, Auto-neg OFF

- Signal E is used to select between RMII and RGMII Interface modes. [Table 10-5](#) lists the details for strap pins.

TABLE 10-5: SIGNAL E STRAP FUNCTION IN UNMANAGED MODE

Signal E	Interface Mode
0	RGMII mode
1	RMII mode

10.4 General External Pull-Up and Pull-Down Resistors

- If there is no specified pull-up resistor value, using a 4.7 kΩ resistor is recommended.
- If there is no specified pull-down resistor value, using a 1 kΩ or 4.7 kΩ resistor is recommended.

11.0 MISCELLANEOUS


11.1 Miscellaneous Pins

- The **REF_REXT** pin (pin 1) on the VSC8541 should connect to the system ground through a 2 kΩ resistor with a tolerance of 1.0%. This pin is used to set up critical bias currents for the Ethernet physical devices.
- The **REF_FILT** pin (pin 67) on the VSC8541 should connect to the system ground through a 0.01 μF with a tolerance of 20%.

11.2 Temperature Sensor Diode

- The temperature sensor diode pins provide access to an on-die diode and internal circuitry for monitoring die temperature. To use it, connect an external thermal sensor located on the board or in a stand-alone measurement kit. This feature can be used as an option in application.
- **THERMDA** pin (pin 15) Thermal Diode Anode: This pin is may be left floating if not used.
- **THERMDC_VSS** pin (pin 16) Thermal Diode Cathode: This pin is connected to system ground. The temperature sensor must be chosen accordingly. This pin may be left floating if not used.
- Temperature measurement using a thermal diode is very sensitive to noise. [Figure 11-1](#) illustrates a generic application design.

FIGURE 11-1: THERMAL DIODE CONNECTIONS



11.3 Other Pins

- **COMA_MODE** (pin 56): This provides an optional feature that may be used to control when the PHYs become active. The typical usage is to keep the PHYs from becoming active before they have been fully initialized. Alternatively, the **COMA_MODE** pin may be connected low (ground) by a pull-down resistor and the PHYs will be fully active once out of Reset.
- **FASTLINK_FAIL** (pin 52): This pin provides a fast link failure indication signal.
- **CLK_SQUELCH_IN** (pin 57): This pin controls the squelching of the clock. The recovered clock output is squelched when the **CLK_SQUELCH_IN** pin is high. This pin should not be left floating.

11.4 Unused Pins

- **RESERVED_0** (pin 66): This pin should be left unconnected.
- **RESERVED_1** (pin 65): This pin should be left unconnected.

12.0 HARDWARE CHECKLIST SUMMARY

TABLE 12-1: HARDWARE DESIGN CHECKLIST

Section	Check	Explanation	√	Notes
Section 2.0, "General Considerations"	Section 2.1, "Required References"	All necessary documents are on hand.		
	Section 2.2, "Pin Check"	The pins match the data sheet.		
	Section 2.3, "Ground"	Verify if the digital ground and the analog ground are tied together. Check if there is a chassis ground for the line-side ground.		
Section 3.0, "Power"	Section 3.1, "Current Requirements"	Refer to Table 3-1 and Table 3-2 to ensure that the power pins are correct. Select the correct power components with at least 25% margin for the system power consumption.		
	Section 3.2, "Power Supply Planes"	When creating a PCB layout, refer to this section for power supply planes design.		
	Section 3.3, "Power Circuit Connection and Analog Power Plane Filtering"	Refer to Figure 3-1 to check the power circuit connection and filtering.		
	Section 3.4, "Decoupling Capacitors"	Refer to this section for the required decoupling capacitors when creating a PCB layout.		
Section 4.0, "Ethernet Signals"	Section 4.1, "10/100/1000 Mbps Interface Connection"	Verify all analog I/O pin connections and circuit design based on Figure 4-1 .		
	Section 4.2, "10/100/1000 Magnetics Connection"	Verify the magnetics and the Common-mode capacitor connections based on Figure 4-1 .		
	Section 4.3, "10/100 Mbps Interface Connection"	Verify the 10/100 analog I/O pin connections and circuit design based on Figure 4-2 .		
	Section 4.4, "10/100 Mbps Magnetics Connection"	Verify the 10/100 analog I/O pin connections and circuit design based on Figure 4-2 .		
	Section 4.5, "10/100 Mbps RJ45 Connection"	Verify the RJ45 connector spare pin pair and termination resistor connections based on Figure 4-2 .		
	Section 4.6, "Other Considerations"	If the design has RJ45, verify the use of chassis ground and one ferrite bead. Use the resistor and capacitor to connect to the system ground.		
Section 5.0, "Clock Circuit"	Section 5.1, "Crystal and External Oscillator/Clock Connections"	Verify the <code>REFCLK_SEL</code> strap pin settings for the input clock used. Check the crystal circuit design or oscillator circuit design based on Figure 5-1 for the correct schematic design		
Section 6.0, "Configuration for System Application"	Section 6.1, "Design for Using RGMII Interface"	If the digital I/O interface uses the RGMII mode, make sure that the configuration strap pins are set correctly.		
	Section 6.2, "Design for Using GMII/MII Interface"	If the digital I/O interface uses the GMII/MII mode, make sure that the configuration strap pins are set correctly.		
	Section 6.3, "Design for Using RMII™ Interface"	If the digital I/O interface uses RMII™ mode, make sure that the configuration strap pins are set correctly.		

TABLE 12-1: HARDWARE DESIGN CHECKLIST (CONTINUED)

Section	Check	Explanation	√	Notes	
Section 7.0, "Digital Interface"	Section 7.1, "Strap Pins for RGMII, GMII/MII, and RMII Configuration"	Ensure that the strapping for the digital I/O interface is correct based on Table 7-1			
	Section 7.2, "RGMII Interface"	For VSC8541 RGMII with other end RGMII connections, make sure that the pin-to-pin and the input and output connections are correct based on Figure 7-1 .			
	Section 7.2.1, "System Consideration for Design with RGMII Interface"	If using strap pins for ingress and egress internal delay, refer to Table 7-2 based on other end RGMII ingress and egress internal delay.			
	Section 7.3, "GMII/MII Interface"	For VSC8541 GMII/MII with other end GMII/MII connections, make sure that the pin-to-pin and the input and output connections are correct based on Figure 7-2 .			
	Section 7.4, "RMII™ Interface"		For VSC8541 RMII with other end RMII connections, make sure that the input and output connections are correct.		
			If other end RMII requires to receive 50 MHz RMII reference clock, check the design connections based on Figure 7-3 .		
		If other end RMII can output 50 MHz RMII reference clock, check the design connections based on Figure 7-4 .			
	If VSC8541 RMII is using 25 MHz/125 MHz mode (RMII Clock mode) to output 50 MHz RMII clock, check the design connection based on Figure 7-5 .				
Section 7.5, "RGMII, GMII/MII, and RMII™ Interface Series Terminations"		Check if all drive pins have the series termination resistors and correct resistor value for the digital I/O interface based on Figure 7-3 and Figure 7-3 . All series termination resistors should be placed as close as possible to their drive pins in the PCB layout.			
Section 8.0, "Management Interface"	Section 8.1, "Serial Management Interface (SMI)"	When using an MDC/MDIO interface, the MDC clock frequency should be less than 12.5 MHz, and the MDIO should have a 2 kΩ pull-up resistor.			
	Section 8.2, "SMI Pins"	Ensure that the correct SMI pin numbers and VDDMDIO power are used.			
Section 9.0, "Startup"	Section 9.1, "Reset"	Ensure that the designed Reset circuit meets the reset time requirement.			
Section 10.0, "Configuration Pins (Strapping Options)"	Section 10.1, "Hardware Mode Strapping and PHY Addressing"	To comply with the design required and system application, make sure that the strapping is correct based on Table 10-1 .			
	Section 10.2, "Managed Mode"	If using Managed mode, use the correct strap pins based on Table 10-2 for PHY Addressing.			
	Section 10.3, "Unmanaged Mode"	If using Unmanaged mode, use the correct strap pins based on Table 10-3 , Table 10-4 , and Table 10-5 for correct strapping options.			
	Section 10.4, "General External Pull-Up and Pull-Down Resistors"	Remember that it is recommended to use a 4.7 kΩ pull-up resistor and a 1 kΩ pull-down resistor.			

TABLE 12-1: HARDWARE DESIGN CHECKLIST (CONTINUED)

Section	Check	Explanation	√	Notes
Section 11.0, "Miscellaneous"	Section 11.1, "Miscellaneous Pins"	Check if the resistor and capacitor values for the two miscellaneous pins are correct.		
	Section 11.2, "Temperature Sensor Diode"	If designing with a temperature sensor diode, use Figure 11-1 as design reference.		
	Section 11.3, "Other Pins"	Refer to this section for other pins.		
	Section 11.4, "Unused Pins"	Refer to this section for unused pins.		

APPENDIX A: REVISION HISTORY

TABLE A-1: REVISION HISTORY

Revision Level & Date	Section/Figure/Entry	Correction
DS00003827A (02-10-21)	Initial release	

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://microchip.com/support>

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Minda, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscent Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-7641-2

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820