

**AN3621** 

# LAN9252 to LAN9253 and LAN9254 Migration Guide

Author: Parthiv Pandya

Microchip Technology Inc.

### INTRODUCTION

The AN3621 LAN9252 to LAN9253 and LAN9254 Migration Guide is intended for customers migrating an existing LAN9252 board design to either LAN9253 or LAN9254 design. This application note details pin differences between the LAN9252 and LAN9253 as well as configuration strap differences between the LAN9252 and LAN9253/LAN9254. This document also contains comparative register data on the devices.

### **SECTIONS**

This document covers the following topics:

- Pin Differences between LAN9252 and LAN9253
- Configuration Strap Differences
- · System Control and Status Registers
- · Register Differences
- 100BASE-FX Fiber Support
- Moving Design from LAN9252 to LAN9253 and LAN9254

### **REFERENCES**

Refer to the following documents when using this application note. See your Microchip representative for availability:

- LAN9252 2/3-Port EtherCAT<sup>®</sup> Slave Controller with Integrated Ethernet PHYs Data Sheet
- LAN9253 2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs Data Sheet
- LAN9254 2/3-Port EtherCAT<sup>®</sup> Slave Controller with Integrated Ethernet PHYs and Demultiplexed HBI/32 DIGIOs
  Data Sheet

### PIN DIFFERENCES BETWEEN LAN9252 AND LAN9253

This section provides the pin differences between LAN9252 and LAN9253 devices. Please refer to Table 1.

TABLE 1: PIN COMPARISON BETWEEN LAN9252 AND LAN9253

Pin	LAN9252	LAN9253
8	FXLOSEN	CLK_25/CLK_25_EN/XTAL_MODE
9	FXSDA/FXLOSA/FXSDENA	ERRLED/PME/100FD_B/LEDPOL4
10	FXSDB/FXLOSB/FXSDENB	WAIT_ACK/PME/LATCH0//EE_EMUL_SPI3
12	D2/AD2/SOF/SIO2	D2/AD2/SOF/SIO2/EE_EMUL_SPI0
21	D12/AD12/DIGIO6/GPI6/GPO6/MII_TXD1	D12/AD12/DIGIO6/GPI6/GPO6/MII_TXD1/100FD_B
22	D11/AD11/DIGIO5/GPI5/GPO5/MII_TXD0	D11/AD11/DIGIO5/GPI5/GPO5/MII_TXD0/100FD_A
25	A1/ALELO/OE_EXT/MII_CLK25	A1/ALELO/OE_EXT/MII_CLK25//EE_EMUL_SPI2
29	A2/ALEHI/DIGIO10/GPI10/GPO10/LINKACTLED2/ MII_LINKPOL	A2/ALEHI/DIGIO10/GPI10/GPO10/LINKACTLED2/ EE_EMUL_ALELO_POL/MII_LINKPOL/LEDPOL2
34	SYNC0/LATCH0	SYNC0/LATCH0/PME
35	D3/AD3/WD_TRIG/SIO3	D3/AD3/WD_TRIG/SIO3/EE_EMUL_SPI1
42	EESDA/TMS	EESDA/TMS/EE_EMUL1
43	EESCL/TCK	EESCL/TCK/EE_EMUL2
44	IRQ	IRQ/LATCH1
45	RUNLED/E2PSIZE	RUNLED/STATE_RUNLED/E2PSIZE/EE_EMUL0/LED-POL3
46	LINKACTLED1/TDI/CHIP_MODE1	LINKACTLED1/TDI/CHIP_MODE1/LEDPOL1
48	LINKACTLED0/TDO/CHIP_MODE0	LINKACTLED0/TDO/CHIP_MODE0/100FD_A/LEDPOL0

**Note:** LAN9254 is an 80-pin device. Please visit the LAN9254 device data sheet for detailed information on the device's pinout.

### **CONFIGURATION STRAP DIFFERENCES**

This section shows the configuration straps for LAN9253. Table 2 outlines the only hardware configuration straps that are different than LAN9252. A user needs to configure these straps depending on the application.

TABLE 2: DIFFERENCES IN LAN9253 STRAP CONFIGURATION

Pin	Strap Name	Description
EE_EMUL2, EE EMUL1	eeprom_emulation_strap	EEPROM Emulation Strap
_		This configures the ESC to redirect EEPROM reads and writes to the microcontroller.
EE_EMUL2, EE EMUL1,	ee_emul_pdi_sel_strap[2:0]	EEPROM Emulation PDI Select Strap
EE_EMUL0		This configures the default PDI selection during EEPROM Emulation mode.
EE_EMUL_ALEL O POL	ee_emul_alelo_pol_strap	EEPROM Emulation ALELO Polarity Strap
_		During EEPROM Emulation mode, if the default PDI selection is set to HBI Multiplexed 1 Phase, this strap is used to set bit 2 – HBI ALE polarity of the PDI Configuration register (0x0150) – HBI modes until the EEPROM configuration data have been loaded.

TABLE 2: DIFFERENCES IN LAN9253 STRAP CONFIGURATION (CONTINUED)

Pin	Strap Name	Description
EE_EMUL_SPI3, EE_EMUL_SPI2, EE_EMUL_SPI1, EE_EMUL_SPI0	ee_emul_spi[3], ee_emul_spi[2], ee_emul_spi[1:0]	During EEPROM Emulation mode, if the default PDI selection is set to Beckhoff-compatible SPI mode, these straps are used to set the value of PDI Configuration register (0x0150) – Beckhoff SPI mode until the EEPROM configuration data have been loaded.  ee_emul_spi[3] configures bit 5 – Data Out sample ee_emul_spi[2] configures bit 4 – SCS# polarity ee_emul_spi[1:0] configure bits 1:0 – SPI mode
100FD_A 100FD_B	100FD_strap_A 100FD_strap_B	These straps configure the default of the ANEG Disable PHY A/B and AMDIX Disable PHY A/B fields in the Hardware Configuration register (HW_CFG), which in turn sets the corresponding internal PHY to fixed 100 Mbps, full-duplex operation by default.
LEDPOL4 LEDPOL3 LEDPOL2 LEDPOL1 LEDPOL0	led_pol_strap[4:0]	LED Polarity Strap  This configures the default of the LED Polarity field in the Hardware Configuration register (HW_CFG) for each of the LEDs.  0 = The LED is set as active-high since it is assumed that an LED to ground is used as the pull-down.  1 = The LED is set as active-low since it is assumed that an LED to VDD is used as the pull-up.  Bit 0 is for LINKACTLED0  Bit 1 is for LINKACTLED1  Bit 2 is for RUNLED/STATE_RUNLED  Bit 4 is for ERRLED
CLK_25_EN	clk_25_en_strap	Crystal Clock Output Enable Strap  This strap enables the CLK_25 pin as an output. 0 = disabled 1 = enabled
CLK_25_EN	xtal_input_mode_strap	Crystal Clock Input Mode Strap  This strap selects between the operation of a crystal oscillator amplifier or a Schmitt trigger input.  0 = Oscillator mode  1 = Schmitt Input mode

### SYSTEM CONTROL AND STATUS REGISTERS

The LAN9253 and LAN9254 devices provide EtherCAT $^{\otimes}$  Direct Mapped mode. Table 3 details the direct mapped addresses for the system control and status registers.

TABLE 3: DIRECT MAP ADDRESSES FOR SYSTEM CONTROL AND STATUS REGISTERS

Address	EtherCAT <sup>®</sup> Direct Mapped Mode	Register Name	
050h	3050h	Chip ID and Revision (ID_REV)	
054h	3054h	Interrupt Configuration register (IRQ_CFG)	
058h	3058h	Interrupt Status register (INT_STS)	
05Ch	305Ch	Interrupt Enable register (INT_EN)	
064h	3064h	Byte Order Test register (BYTE_TEST)	
074h	3074h	Hardware Configuration register (HW_CFG)	
084h	3084h	Power Management Control register (PMT_CTRL)	
08Ch	308Ch	General Purpose Timer Configuration register (GPT_CFG)	
090h	3090h	General Purpose Timer Count register (GPT_CNT)	
09Ch	309Ch	Free Running 25 MHz Counter register (FREE_RUN)	
1F8h	31F8h	Reset Control register (RESET_CTL)	

### **REGISTER DIFFERENCES**

This section shows the differences between the LAN9252 and LAN9254 registers. See Table 4 to Table 9.

TABLE 4: HARDWARE CONFIGURATION REGISTER (HW CFG)

D:4	Description  LAN9252 LAN9253/LAN9254	
Bit		
26	RESERVED	AMDIX Disable PHY B
		When set, this bit disables the Auto-MDIX function and selects a non-crossed over configuration.
25	RESERVED	AMDIX Disable PHY A
		When set, this bit disables the Auto-MDIX function and selects a non-crossed over configuration.
24	RESERVED	ANEG Disable PHY B
		When set, this bit:
		Sets the default mode of operation to fixed 100 Mbps, Full-Duplex
		<ul> <li>Modifies the MI Link Detection and Configuration operation (if enabled) to check for and enforce a fixed 100 Mbps Full-Duplex link</li> </ul>
		<ul> <li>Modifies the Enhanced Link Detection operation (if enabled) to reset the PHY in case of errors instead of restarting auto-negotiation</li> </ul>
23	RESERVED	ANEG Disable PHY A
		When set, this bit:
		Sets the default mode of operation to fixed 100 Mbps, Full-Duplex.
		<ul> <li>Modifies the MI Link Detection and Configuration operation (if enabled) to check for and enforce a fixed 100 Mbps Full-Duplex link</li> </ul>
		<ul> <li>Modifies the Enhanced Link Detection operation (if enabled) to reset the PHY in case of errors instead of restarting auto-negotiation</li> </ul>

# TABLE 4: HARDWARE CONFIGURATION REGISTER (HW\_CFG) (CONTINUED)

Bit	Description	
	LAN9252	LAN9253/LAN9254
4:0	RESERVED	LED Polarity
		When cleared to 0, the associated LED pin is active-low. When set to 1, the associated LED pin is active-high.  Bit 0 = LINKACTLED0 Bit 1 = LINKACTLED1 Bit 2 = LINKACTLED2 Bit 3 = RUNLED/STATE_RUNLED Bit 4 = ERRLED

### TABLE 5: POWER MANAGEMENT CONTROL REGISTER (PMT\_CTRL)

Description		R MANAGEMENT CONTROL REGISTER (PMT_CTRL)  Description
Bit		
	LAN9252	LAN9253/LAN9254
9:7	RESERVED	PME Pin Map (PME_PIN_SEL)
		This field is used to map the PME signal to one of the various device pins.
		000 = None
		001 = ERRLED
		010 = WAIT_ACK
		011 = SYNC0/LATCH0
		100 =SYNC1/LATCH1
		101 = Reserved
		110 = Reserved
		111 = Reserved
6	RESERVED	PME Buffer Type (PME_TYPE)
		MI district to the BME of the Committee
		When this bit is cleared, the PME output pin functions as an open-drain buffer for a wired-
		or configuration. When set, the PME output pin is a push-pull driver.
		0 = PME pin open-drain output
		1 = PME pin push-pull driver
3	RESERVED	PME Indication (PME_IND)
		The PME signal can be configured as a pulsed output or a static signal, which is asserted upon detection of a wake-up event. When set, the PME signal will pulse active for 50 ms upon detection of a wake-up event. When cleared, the PME signal is driven continuously upon detection of a wake-up event.
		0 = PME driven continuously on detection of event 1 = PME 50 ms pulse on detection of event
		The PME signal can be deactivated by clearing the above status bit(s) or by clearing the appropriate enable(s).
2	RESERVED	PME Polarity (PME_POL)
		This bit controls the polarity of the PME signal. When set, the PME output is an active-high signal. When cleared, it is active-low.
		0 = PME active-low
1		1 = PME active-high

# TABLE 5: POWER MANAGEMENT CONTROL REGISTER (PMT\_CTRL) (CONTINUED)

D:4	Description		
Bit	LAN9252	LAN9253/LAN9254	
1	RESERVED	PME Enable (PME_EN)  When set, this bit enables the external PME signal pin. When cleared, the external PME signal is disabled.  0 = PME pin disabled 1 = PME pin enabled	

### TABLE 6: ERR LED OVERRIDE REGISTER

Bit	Description
DIL	LAN9253/LAN9254
7:5	RESERVED
4	ERR Override
	0 = Override disabled 1 = Override enabled
3:0	ERR LED Code
	0h = Off 1h-Ch = Flash 1x-12x Dh = Blinking Eh = Flickering Fh = On

Note 1: LAN9252 does not offer the ERR LED feature.

TABLE 7: PDI CONTROL REGISTER

D:4	Description		
Bit	LAN9252	LAN9253/LAN9254	
7:0	Process Data Interface	Process Data Interface (PDI_SELECT)	
	04h = Digital I/O 80h = SPI 88h = HBI Multiplexed 1 Phase 8-bit 89h = HBI Multiplexed 1 Phase 16-bit 8Ah = HBI Multiplexed 2 Phase 8-bit 8Bh = HBI Multiplexed 2 Phase 16-bit 8Ch = HBI Indexed 8-bit 8Dh = HBI Indexed 16-bit Others = RESERVED	04h = Digital I/O 05h = Beckhoff SPI 80h = SPI (LAN9252 Compatibility mode) 82h = SPI (EtherCAT® Direct Mapped mode) 88h = HBI Multiplexed 1 Phase 8-bit 89h = HBI Multiplexed 2 Phase 16-bit 8Ah = HBI Multiplexed 2 Phase 8-bit 8Bh = HBI Multiplexed 2 Phase 16-bit 8Ch = HBI Indexed 8-bit 8Dh = HBI Indexed 16-bit 90h = HBI Multiplexed 1 Phase 8-bit (EtherCAT Direct Mapped mode) 91h = HBI Multiplexed 1 Phase 16-bit (EtherCAT Direct Mapped mode) 92h = HBI Multiplexed 2 Phase 8-bit (EtherCAT Direct Mapped mode) 93h = HBI Multiplexed 2 Phase 16-bit (EtherCAT Direct Mapped mode) 93h = HBI Indexed 8-bit (EtherCAT Direct Mapped mode) 95h = HBI Indexed 16-bit (EtherCAT Direct Mapped mode) 85h: HBI Demultiplexed 8-bit (EtherCAT Direct Mapped mode) 86h: HBI Demultiplexed 16-bit 96h: HBI Demultiplexed 16-bit (EtherCAT Direct Mapped Mode) 97h: HBI Demultiplexed 16-bit (EtherCAT Direct Mapped Mode) Others = RESERVED	

#### TABLE 8: EXTENDED PDI CONFIGURATION REGISTER: DIGITAL I/O MODE

Bit	Description		
	LAN9252	LAN9253	LAN9254
15:8	RESERVED	RESERVED	I/O Direction
			0 = Input 1 = Output

#### TABLE 9: PDI CONFIGURATION REGISTER: BECKHOFF SPI MODE

Bit	Description
DIL	LAN9253/LAN9254
7:6	RESERVED
5	Data Out Sample Mode
	0 = Normal sample (SPI_DO and SPI_DI are sampled at the same SPI_CLK edge) 1 = Late sample SPI_DO and SPI_DI are sampled at different SPI_CLK edges)
4	SCS# Polarity
	0 = Active-low 1 = Active-high
3:2	RESERVED
1:0	SPI Mode
	00 = SPI mode 0 01 = SPI mode 1 10 = SPI mode 2 11 = SPI mode 3

Note 1: LAN9252 does not offer the Beckhoff SPI mode feature.

### 100BASE-FX FIBER SUPPORT

LAN9252 supports 100BASE-FX via an external fiber transceiver. Pins 8, 9, and 10 in LAN9252 device are used for fiber port support. However, the LAN9253 and LAN9254 devices do not support the fiber port. These pins in LAN9253 and LAN9254 devices are strap configuration pins. Therefore, users need to connect these pins appropriately. The data sheet provides detailed information about the hardware strap configurations on these pins.

### **MOVING DESIGN FROM LAN9252 TO LAN9253 AND LAN9254**

When moving from the LAN9252 to LAN9253 and LAN9254, the system design is mostly the same. Table 10 outlines new features and their implementation requirements for the LAN9253 and LAN9254 devices. Note that the table is not intended to replace the device data sheets. Refer to the data sheets for detailed description and implementation of these features.

TABLE 10: TRANSFERRING DESIGN FROM LAN9252 TO LAN9253/LAN9254

Item Number	Features	LAN9252	Implementation in LAN9253/LAN9254	
1	EtherCAT Direct Mapped mode	Not supported	The EtherCAT Direct Mapped mode reduces overhead by mapping the EtherCAT CSR and Process Data RAM into the host memory space at the cost of slower bus access and timing requirements. The EtherCAT mode is configured via the Process Data Interface (PDI_SELECT) field in the PDI Control register. The device data sheets detail the implementation guidelines.	
2	Crystal clock out- put pin	Not supported	The crystal clock may be output onto the dedicated CLK_25 pin for use as the reference clock to another device. This pin is enabled when the CLK_25_EN is high. In clock daisy chaining configuration with the CLK_25 of the previous devices as the input clock source, this pin should be set to Schmitt Trigger Input mode via the XTAL_MODE strap input.	
3	EEPROM emulation	Not supported	These devices support EEPROM emulation to reduce EtherCAT system's cost and form factor. In this mode, the ESI file is saved on the attached MCU's non-volatile memory (NVRAM). The MCU performs the read and write to its NVRAM. In EEPROM Emulation mode, the ESC issues an interrupt to the microcontroller if an EEPROM command is pending, and it automatically sets the busy bit 0x0502[15]. While the busy bit is set, the microcontroller can read out the command and the EEPROM address. For a write access, write data are present in the data register. For a read command, read data have to be stored in the data register by the microcontroller.  Once the microcontroller has finished reading/writing the EEPROM Data register, it acknowledges the command by writing to the EEPROM Command Register bits. The microcontroller has to write the command value it has executed into the EEPROM Command register. Errors can be indicated using two of the error bits. After acknowledging the command, the EEPROM busy bit 0x0502[15] is automatically cleared, and the interrupt is	
			released.  Select appropriate configuration straps as shown in Table 2.	
4	ERROR LED	Not supported	The ERROR LED (ERRLED) is enabled by an enable bit in the ASIC Configuration register. Please visit the data sheet for the register definitions. The ERRLED pin on the LAN9252 functioned as the Fiber mode signal detect as well as the Port A FX-SD Enable. For copper twisted-pair operation, this pin would either be tied to or pulled down to ground. Since the ERRLED pin is enabled via an EEPROM bit, a special situation arises in the event of an EEPROM loading error. In this case, the ERRLED pin is forced enabled but only if the polarity (bit 4 of the LED Polarity field in the Hardware Configuration register (HW_CFG) indicates the ERRLED is active-low (implying that a high strap was loaded). The ERRLED Polarity field is controlled by the LEDPOL[4:0] configuration straps.	

TABLE 10: TRANSFERRING DESIGN FROM LAN9252 TO LAN9253/LAN9254 (CONTINUED)

Item Number	Features	LAN9252	Implementation in LAN9253/LAN9254
5	BI-color state LED	Not supported	EtherCAT Technology Group (ETG) has allowed to use bi-color LED which includes red and green LEDs. In this arrangement, red is for error and green is for the RUN LED. Since the RUN part of the STATE LED must be turned off while the ERR part is active, the RUNLED and ERRLED pins cannot be simply combined to drive the bi-color LED. Instead, the RUNLED pin can be changed to a STATE_RUNLED pin, which is turned off while the ERRLED pin is on. STATE_RUNLED is selected via the STATE_RUNLED Mode Select bit of the ASIC Configuration register. The ASIC Configuration register is initialized from the contents of the EEPROM. Two, three and four pin bi-color LEDs are supported. A two-pin bi-color LED is supported by placing a pull-up or pull-down (depending on the signal polarity in use) on each side of the LED. A three-pin bi-color LED is supported by placing a series resistor to power or to ground (depending on the signal polarity in use). The choice between common anode or common cathode also depends on the signal polarity in use. For both two and three pin options, the polarity of STATE_RUN and ERR LEDs must be the same (or the use of an inverting transistor is required). A four-pin bi-color LED offers the most flexibility as each signal can have a different polarity if desired.
6	Beckhoff SPI	Not supported	The Beckhoff SPI interface is used as an alternate SPI interface. The value in the PDI Configuration register reflects the value from EEPROM. The value in the PDI Configuration register is used to configure the SPI. The value in the Extended PDI Configuration register is used if GPIOs are enabled (SPI w/GPIO). The PDI Configuration register and Extended PDI Configuration register are initialized from the contents of the EEPROM.
7	HBI Interface - Direct Mapped mode	Not supported	EtherCAT Direct Mapped mode requires additional pins. However, with some modifications, EtherCAT Direct Mapped mode can be used for PCBs designed for the LAN9252.
			WAIT_ACK: The WAIT_ACK pin on the LAN9252 functions as the Fiber mode signal detect as well as the Port B FXSD Enable. For copper twisted-pair operation, this pin would either be tied to or pulled down to ground. WAIT_ACK is disabled by default to avoid a short. Without the WAIT_ACK connected to the host processor, the host bus cycles must assume worst-case cycle timing.
			BE1/BE0: When in 16-bit data width mode, the byte enables are required to select which byte or bytes are written or read from the EtherCAT core. In Multiplexed mode, these pins on the LAN9252 are unused and not driven. The BE1/BE0 pins have internal pull-downs such that if left undriven, they would assume an Active state, This allows 16-bit only access to the device. Caution is required to not overwrite the adjacent byte when only BYTE access is desired.
8	HBI Demulti- plexed mode	Not supported	This implementation provides a demultiplexed address and data bus with the address and endianness select inputs directly provided by the host. Two back-to-back 16-bit data cycles or 4 back-to-back 8-bit data cycles are required within the same 32-bit DWORD. Table 7 shows the PDI control registers to select HBI Demultiplexed registers.
9	Fiber port connection	Pin 8,9, and10	Not supported. These pins in LAN9253 and LAN9254 devices are strap configuration pins. Therefore, users need to connect these pins appropriately. The data sheet provides detailed information about the hardware strap configurations on these pins.

# TABLE 10: TRANSFERRING DESIGN FROM LAN9252 TO LAN9253/LAN9254 (CONTINUED)

Item Number	Features	LAN9252	Implementation in LAN9253/LAN9254
10	Fiber port connection	Pin 9	Not supported. These pins in LAN9253 and LAN9254 devices are strap configuration pins. Therefore, users need to connect these pins appropriately. The data sheet provides detailed information about the hardware strap configurations on these pins.  If ERROR LED function is used on this pin, please refer to ERROR LED feature #4 in this table.
11	Fiber port connection	Pin 10	LAN9253 and LAN9254 do not support fiber.  If WAIT_ACK function is used a test pin can be added on this pin.



NOTES:

## APPENDIX A: APPLICATION NOTE REVISION HISTORY

### **TABLE A-1: REVISION HISTORY**

Revision Level & Date	Section/Figure/Entry	Correction
DS00003621A (09-09-20)	Initial release.	

### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at <a href="www.microchip.com">www.microchip.com</a>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- · Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- · Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
  committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
  feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
  other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-6732-8

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# **Worldwide Sales and Service**

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Tel: 281-894-598 Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

**China - Chongqing** Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

**China - Guangzhou** Tel: 86-20-8755-8029

**China - Hangzhou** Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

**China - Shenyang** Tel: 86-24-2334-2829

China - Shenzhen

Tel: 86-755-8864-2200

**China - Suzhou** Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune

Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

**Japan - Tokyo** Tel: 81-3-6880- 3770

**Korea - Daegu** Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

**Austria - Wels** Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910

Fax: 45-4485-2829 Finland - Espoo

Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611

Fax: 39-0331-466781 **Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

**Poland - Warsaw** Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820