ENT-AN0101 Application Note VSC8658 100BASE-FX/1000BASE-X Over SerDes Pins

November 2006





Contents

1	Rev	ision H	listory	. 1
			ion 1.2	
	1.2	Revis	ion 1.1	. 1
	1.3	Revis	ion 1.0	. 1
2	Intr	oducti	on	. 2
			ence	
			rences	
		2.2.1	Vitesse Documents	
		2.2.2	IEEE Standards	. 2
3	Feat	ture Di	ifferences for 100BASEFX	. 3
	3.1		ware Differences	
	3.2	Regis	ter Differences	. 3
	3.3	Oper	ational Differences	. 4
		3.3.1	LED Indication	. 4
		3.3.2	Link Status	. 4
		3.3.3	EPG (Packet Generator) and CRC Counters	. 4
		3.3.4	Loopbacks	. 4



1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision **1.2**

Revision 1.2 was published in April 2006. In revision 1.2 of this document, the section 2.3.1 was updated.

1.2 Revision **1.1**

Revision 1.1 was published in March 2006. In revision 1.1 of this document, the device number was updated to VSC8658.

1.3 Revision **1.0**

Revision 1.0 was published in April 2006. It is the first publication of this document.



2 Introduction

This document will highlight the design differences needed to implement the new 100BASE-FX /1000BASE-FX over SerDes feature on the next Generation VSC8658 Octal PHY from the VSC8558 Silicon Revision B.

2.1 Audience

The target audiences for this document are hardware, system, and software designers as well as design managers evaluating this feature implementation.

2.2 References

2.2.1 Vitesse Documents

- VSC8558 Datasheet
- VSC8658 Datasheet

2.2.2 IEEE Standards

• IEEE 802.3 – CSMA/CD Access Method and Physical Layer Specification



3 Feature Differences for 100BASEFX

This section describes the hardware and software differences from the VSC8558 for a designer to implement the new 100BASE-FX feature over SerDes in the VSC8658 Octal PHY.

3.1 Hardware Differences

To upgrade from supporting a 1000BASE-X device to a 100BASE-FX device for the VSC8658 Octal PHY is relatively straightforward. From a design implementation perspective whatever steps are required to implement either a 1000BASE-X GBIC or SFP will be the same design requirements for a 100BASE-FX SFP. The TX and RX Differential signals need to be connected the same manner to the TX and RX SerDes Differential signals as well as the Signal Detect/RX_LOS signal to the SIG_DET pin of the Octal PHY. AC Coupling capacitors are required if the common mode voltages between the device is different, although all Vitesse Octal PHYs have internal AC Coupling Capacitors integrated on its Fiber SerDes ingress, receiving pins.

3.2 Register Differences

The following table describes the software changes necessary to implement the 100BASE-FX over SerDes pin feature.

Table 1 • PHY Register 23 Updates

Operating Mode	Register 23 bit 11 AMS Preference	Register 23 bit 10:8 Media Operating Mode
CAT5 Copper Only	N/A	000
1000BASE-X fiber/SFP pass-through mode only.	N/A	001
No auto-negotiation performed in this PHY		
1000BASE-X fiber/SFP only with auto negotiation	N/A	010
performed by the PHY.		
100BASE-FX fiber/SFP only	N/A	011
Reserved	N/A	100
Auto-Media Sense with Copper CAT5 media or	0	101
1000BASE-X fiber/SFP pass-through mode.		
Fiber AMS preferred.		
Auto-Media Sense with Copper CAT5 media or	1	101
1000BASE-X fiber/SFP pass-through mode.		
Copper AMS preferred.		



Operating Mode	Register 23 bit 11 AMS Preference	Register 23 bit 10:8 Media Operating Mode	
Auto-Media Sense with Copper CAT5 media or	0	110	
1000BASE-X fiber/SFP with autonegotiation			
performed by the PHY. Fiber AMS preferred.			
Auto-Media Sense with Copper CAT5 media or	1	110	
1000BASE-X fiber/SFP with autonegotiation performed by the PHY. Copper AMS preferred.			
Auto-Media Sense with Copper CAT5 media or 100BASE-FX fiber/SFP. Fiber AMS preferred.	0	111	
Auto-Media Sense with Copper CAT5 media or 100BASE-FX fiber/SFP. Copper AMS preferred.	1	111	

3.3 Operational Differences

3.3.1 LED Indication

For the 100BASE-FX mode, the link and activity LED indications will be performed by the following LED modes in Register 29:

Any LED that supports 100BASE-TX will now support 100BASE-FX indication, including:

- MODE0: Link/Activity
- MODE2: Link100/Activity
- MODE4: Link100/1000/Activity
- MODE6: Link10/100/Activity

If Fiber LED Disable = 0 (Register 30.15)

- MODE 7: Link100BASE-FX/1000-BASE-X/Activity
- MODE 11: 100BASE-FX/1000-BASE-X Activity

3.3.2 Link Status

For Link Status Indication, the Link Status bit Register 1.2 will indicate if a link is present for 100BASE-FX.

Register 28.4:3 Speed Status, 01 will now both indicate 100BASE-TX and 100BASE-FX

3.3.3 EPG (Packet Generator) and CRC Counters

EPG and CRC Counters will be supported in the 100BASE-FX mode over SerDes mode.

3.3.4 Loopbacks

Near-End, Far-End and Connector Loopbacks will be supported in the 100BASE-FX over SerDes mode.







Microsemi Headquarters

One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Email: sales.support@microsemi.com www.microsemi.com

© 2006 Microsemi. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www microsemi.com.

VPPD-01733