

TABLE OF CONTENTS

Features.....	1	Digital Interface.....	62
Applications.....	1	ADC Conversion Modes and Accessing	
Functional Block Diagram.....	1	Conversions.....	62
General Description.....	4	Continuous Read.....	62
Specifications.....	5	Continuous Transmit.....	63
Timing Characteristics.....	11	SPI Frame Synchronization.....	64
Absolute Maximum Ratings.....	15	ADC Synchronization.....	67
Thermal Resistance.....	15	Standard Synchronization.....	67
ESD Caution.....	15	Alternate Synchronization.....	67
Pin Configuration and Functions Description.....	16	Synchronizing Multiple AD4170-4 Devices.....	67
Typical Performance Characteristics.....	19	Diagnostics.....	68
RMS Noise and Resolution.....	29	Device Error.....	68
Sinc ⁵ + Avg.....	29	Signal Chain Check.....	68
Sinc ³	30	Reference Detect.....	68
Sinc ⁵	31	Reference Overvoltage/Undervoltage	
Post Filters.....	31	Detection.....	68
Average by 16 Post Filter.....	32	Conversion Errors.....	68
FIR Filter.....	32	Analog Input Overvoltage/Undervoltage	
SNR and THD.....	34	Detection.....	68
Theory of Operation.....	35	Excitation Current Compliance.....	68
Overview.....	35	Power Supply Monitors.....	68
Power Supplies.....	36	LDO Monitoring.....	69
Digital Communication.....	37	SPI SCLK Counter.....	69
Configuration Overview.....	37	SPI Read/Write Errors.....	69
ADC Circuit Information.....	45	Not Ready Error.....	69
Analog Input Channel.....	45	Checksum Protection.....	69
Programmable Gain Amplifier (PGA).....	45	Memory Map Checksum Protection.....	72
Reference.....	45	ROM Checksum Protection.....	72
Bipolar/Unipolar Configuration.....	46	Burnout Currents.....	72
Data Output Coding.....	46	Pull-up Currents.....	72
Excitation Currents.....	47	Temperature Sensor.....	72
Bridge Power-Down Switch.....	47	Grounding and Layout.....	73
General-Purpose Inputs/Outputs (GPIO0 to		Applications Information.....	74
GPIO3).....	48	Weigh Scale (AC Excitation).....	74
Bias Voltage Generator.....	48	Weigh Scale (DC Excitation).....	75
DAC.....	48	Temperature Measurement Using an RTD.....	76
Multiplexer Chopping.....	48	On-chip Register Map.....	78
AC Excitation.....	49	INTERFACE_CONFIG_A Register.....	82
Clock.....	50	INTERFACE_CONFIG_B Register.....	82
Standby and Power-Down Modes.....	50	DEVICE_CONFIG Register.....	83
Calibration.....	51	CHIP_TYPE Register.....	83
Span and Offset Limits.....	51	Product_ID_L Register.....	83
Digital Filter.....	53	Product_ID_H Register.....	83
Sinc ⁵ + Avg Filter.....	53	CHIP_GRADE Register.....	84
Sinc ⁵ Filter.....	55	SCRATCH_PAD Register.....	84
Sinc ³ Filter.....	56	SPI_REVISION Register.....	84
Post Filters.....	57	VENDOR_L Register.....	85
FIR Filter.....	58	VENDOR_H Register.....	85
Anti-Aliasing Filtering.....	60	INTERFACE_CONFIG_C Register.....	85

TABLE OF CONTENTS

INTERFACE_STATUS_A Register.....	86	V_BIAS Register.....	103
STATUS Register.....	86	I_PULL_UP Register.....	103
DATA_16B Register.....	87	CURRENT_SOURCE Registers.....	104
DATA_16B_STATUS Register.....	87	FIR_CONTROL Register.....	105
DATA_24B Register.....	87	COEFF_WRITE_DATA Register.....	106
DATA_24B_STATUS Register.....	88	COEFF_READ_DATA Register.....	106
DATA_PER_CHANNEL Registers.....	88	COEFF_ADDRESS Register.....	106
PIN_MUXING Register.....	88	COEFF_WR_RD_STB Register.....	107
CLOCK_CTRL Register.....	90	DAC_SPAN Register.....	107
STANDBY_CTRL Register.....	90	DAC_ENABLE Register.....	107
POWER_DOWN_SW Register.....	91	HW_TOGGLE_MASK Register.....	108
ADC_CTRL Register.....	91	HW_LDAC_MASK Register.....	108
ERROR_EN Register.....	93	DAC_DATA Register.....	108
ERROR Register.....	94	SW_TOGGLE_TRIGGERS Register.....	109
CHANNEL_EN Register.....	95	SW_LDAC Register.....	109
CHANNEL_SETUP Registers.....	96	DAC_INPUT_A Register.....	109
CHANNEL_MAP Registers.....	97	DAC_INPUT_B Register.....	110
Miscellaneous (MISC) Registers.....	98	GPIO_MODE Register.....	110
AFE Registers.....	99	GPIO_OUTPUT_DATA Register.....	111
FILTER Registers.....	100	GPIO_INPUT_DATA Register.....	111
FILTER_FS Registers.....	101	Outline Dimensions.....	112
OFFSET Registers.....	102	Ordering Guide.....	112
GAIN Registers.....	102	Evaluation Boards.....	112
REF_CONTROL Register.....	102		

REVISION HISTORY

5/2024—Revision 0: Initial Version

GENERAL DESCRIPTION

The AD4170-4 is a DC to 50 kHz input bandwidth, low noise, high speed, completely integrated analog front end for high precision measurement applications. The AD4170-4 offers output data rates from 7.6 SPS up to 500 kSPS. The device contains a low noise, 24-bit Σ - Δ analog-to-digital converter (ADC), and can be configured to have four differential inputs or eight single-ended or pseudodifferential inputs. The on-chip low noise gain stage ensures that signals of small amplitude can be interfaced directly to the AD4170-4.

The AD4170-4 offers the highest degree of signal chain integration. The device contains an internal reference and accepts two external differential references, which can be internally buffered. Other key integrated features include the following:

- ▶ Programmable gain amplifier (PGA). Due to the programmable gain (0.5 to 128), the PGA allows direct interfacing to transducers with low output amplitudes such as resistive bridges, thermocouples, and resistance temperature detectors (RTDs).
- ▶ The PGA has a wide common-mode input range, giving designers greater margin for widely varying input common modes.
- ▶ Low drift, well matched precision current sources. Excitation current sources can be used to excite 2-, 3-, and 4-wire RTDs or bridge type sensors. Excitation current output options include 10 μ A, 50 μ A, 100 μ A, 250 μ A, 500 μ A, 1 mA, and 1.5 mA. The currents can also be added if higher currents are needed. The currents are made up of two pairs with the pairs optimized for matching and drift matching.
- ▶ The low-side power switch (PDSW) can be used to power down bridge sensors between conversions.
- ▶ Voltage bias for thermocouples (the VBIAS source sets the common-mode voltage of a channel to $(AVDD + AVSS)/2$).
- ▶ The smart sequencer allows the conversion of each enabled preconfigured channel in a predetermined order, allowing a mix of transducer, system checks, and diagnostic measurements to

be interleaved. The sequencer eliminates the need for repetitive serial interface communication with the device to change configuration. Sixteen channels can be configured in the sequence. Each of these channels selects from eight user-defined ADC setups that allow selection of gain, filter type, output data rate, buffering, and reference source.

The AD4170-4 also has extensive diagnostic functionality integrated as part of its comprehensive feature set. These diagnostics include a cyclic redundancy check (CRC), signal chain checks, and serial interface checks, which lead to a more robust solution.

The device also offers a multitude of digital filter options, ensuring that the user has the highest degree of flexibility. The device contains a finite impulse response (FIR) filter which offers low pass-band ripple for analog inputs from DC up to 50 kHz, quick roll-off and excellent stop-band rejection. Also available in this device is a programmable FIR filter that can accept up to 72 user coefficients. The part contains sinc filters which allow faster settling in multiplexed applications. In addition, the AD4170-4 offers multiple options for simultaneous 50 Hz and 60 Hz rejection.

The AD4170-4 also has overvoltage/undervoltage tolerance. If a channel has a signal which is slightly beyond $AVDD$ or $AVSS$, adjacent channels can continue to function and convert correctly. The embedded features, diagnostics, and intelligence minimize the component count when designing a signal chain, resulting in reduced board space needs, reduced design cycle times, and cost savings.

The device operates with a single analog power supply from 4.75 V to 5.25 V or a bipolar +2.5 V power supply. The digital supply has a range of 1.7 V to 5.25 V. The device is specified for a temperature range of -40°C to $+105^{\circ}\text{C}$. The AD4170-4 is housed in a 32-lead LFCSP package.

SPECIFICATIONS

AVDD = 4.75 V to 5.25 V, IOVDD = 1.7 V to 5.25 V, AVSS = DGND = 0 V, external 2.5 V reference with REFIN+ = 2.5 V and REFIN- = AVSS, MCLK = 16 MHz, unless otherwise noted.

Table 1.

Parameter ¹	Test Conditions/Comments	Min	Typ	Max	Unit
ADC SPEED, CODING AND PERFORMANCE					
Output Data Rate (ODR)					
Sinc ⁵		1,953		500,000	SPS
Sinc ⁵ + Avg		7.6		125,000	SPS
Sinc ³		7.6		125,000	SPS
FIR	Default and user-configured	3,906		125,000	SPS
50 Hz/60 Hz Post Filters		16.67	20	25	SPS
No Missing Codes ²	Sinc ⁵ filter: ODR < 500 kSPS, sinc ³ filter: ODR < 125 kSPS	24			Bits
Data Output Coding	Bipolar mode Unipolar mode		Twos complement Straight binary		
Resolution		See the RMS Noise and Resolution section			
Noise		See the RMS Noise and Resolution section			
ACCURACY					
Gains			0.5, 1 precharge, 1, 2, 4, 8, 16, 32, 64, 128		
Integral Nonlinearity (INL)					
	Gain = 1, gain = 1 precharge	-2.5	±0.5	+2.5	ppm of FSR
	Gain > 1 or gain = 0.5	-10	±2	+10	ppm of FSR
Offset Error ³	Gain = 1 precharge	-60	±25	+60	µV
	Gain < 16	-40 - (40/gain)	±10 + (±40/gain)	+40 + (40/gain)	µV
	Gain ≥ 16	-32	±15	+32	µV
Offset Error Drift vs. Temperature ²	Gain = 1 precharge	-50	±20	+50	nV/°C
	Gain < 16	-20 - (80/gain)	±15 + (±40/gain)	+20 + (80/gain)	nV/°C
	Gain = 32	-70	±30	+70	nV/°C
	Gain = 64	-140	±75	+140	nV/°C
	Gain = 128	-100	±50	+100	nV/°C
Gain Error ³	Gain = 1 precharge, T _A = 25°C	-50	±10	+50	ppm of FSR
	All other gains, T _A = 25°C	-250	±50	+250	ppm of FSR
Gain Error Drift vs. Temperature ²	All gains	-0.75	±0.25	+0.75	ppm/°C
DYNAMIC PERFORMANCE					
Signal-to-Noise Ratio (SNR)	External 16 MHz MCLK, 4.096 V external reference 1 kHz, -0.5 dBFS, sine wave input Sinc ⁵ filter, gain = 1 precharge	108	110		dBFS
	Sinc ⁵ filter, all other gains		See the SNR and THD section		
	FIR filter, gain = 1 and gain = 1 precharge	102.5	105.5		dBFS
	FIR filter, gain = 0.5 and gain > 1		See the SNR and THD section		
Signal-to-Noise-and-Distortion (SINAD)	1 kHz, -0.5 dBFS, sine wave input Sinc ⁵ filter, gain = 1 precharge	107.5	109.5		dBFS
	FIR filter, gain = 1 precharge and gain = 1	102	105		
Total Harmonic Distortion (THD)	1 kHz, -0.5 dBFS, sine wave input Gain = 1 and gain = 1 precharge		-120	-112	dBFS
	Gain = 0.5 and gain > 1		See the SNR and THD section		
Spurious-Free Dynamic Range (SFDR)	Gain = 1 and gain = 1 precharge		125		dBc

SPECIFICATIONS

Table 1. (Continued)

Parameter ¹	Test Conditions/Comments	Min	Typ	Max	Unit
INTERMODULATION DISTORTION (IMD)	External 16 MHz MCLK, $f_a = 9.7$ kHz, $f_b = 10.3$ kHz, all gains				
	2nd order		-125		dB
	3rd order		-125		dB
REJECTION					
DC Power Supply Rejection	$V_{IN} = 1$ V/gain, all supplies Gain = 0.5 Gains of 1 precharge and 1 to 8 Gain ≥ 16		98 104 122		dB
Common-Mode Rejection ⁴ At DC	$V_{IN} = 1$ V/gain Gain = 0.5 Gains of 1 precharge and 1 to 8 Gain ≥ 16		106 108 127		dB
At 50 Hz, 60 Hz Normal Mode Rejection ²	20 Hz ODR (post filter), 50 Hz ± 1 Hz and 60 Hz ± 1 Hz 50 Hz ± 1 Hz and 60 Hz ± 1 Hz Internal clock, 50 ms settling post filter External clock, 50 ms settling post filter	120 74 85			dB
ANALOG INPUTS					
Differential Input Voltage Range ⁵	$V_{REF} = (REF+ - REF-)$ or internal reference	$-V_{REF}/\text{gain}$		$+V_{REF}/\text{gain}$	V
Single-Ended Input Voltage Range		0		V_{REF}/gain	V
Absolute AIN Voltage Limits ²		AVSS		AVDD	V
Input Capacitance			8		pF
Analog Input Current	Absolute input current measured with AIN between AVSS + 0.1 V and AVDD - 0.1 V Differential input current measured with full-scale input, $V_{CM} = (AVDD - AVSS)/2$				
Gain = 1 precharge					
Absolute Input Current		-450	± 200	+450	nA
Differential Input Current		-120	± 40	+120	nA
Absolute Input Current Drift ²		-550	± 280	+550	pA/°C
Gain = 1					
Absolute Input Current		-40	± 5	+40	nA
Differential Input Current		-20	± 5	+20	nA
Absolute Input Current Drift ²		-44	± 12	+44	pA/°C
Gain = 0.5					
Absolute Input Current		-60	± 20	+60	nA
Differential Input Current		-35	± 15	+35	nA
Absolute Input Current Drift ²		-75	± 30	+75	pA/°C
Gain = 128					
Absolute Input Current		-50	± 25	+50	nA
Differential Input Current		-10	± 3	+10	nA
Absolute Input Current Drift ²		-90	± 40	+90	pA/°C
All other gains					
Absolute Input Current		-35	± 5	+35	nA
Differential Input Current		-10	± 3	+10	nA
Absolute Input Current Drift ²		-150	± 70	+150	pA/°C
Crosstalk					
AC	1 kHz input		-120		dB
DC	Adjacent analog input 300 mV outside AVDD or AVSS		-100		dB

SPECIFICATIONS

Table 1. (Continued)

Parameter ¹	Test Conditions/Comments	Min	Typ	Max	Unit
INTERNAL REFERENCE					
Initial Accuracy ⁶	100 nF external capacitor to AVSS REFOUT with respect to AVSS, T _A = 25°C	2.495	2.5	2.505	V
Temperature Coefficient			±5	+15	ppm/°C
Reference Load Current, I _{LOAD}		-10		+10	mA
Thermal Hysteresis	Cycle of 25°C, +75°C, -25°C, +25°C		44		ppm
Power Supply Rejection	AVDD (line regulation)		100		dB
Load Regulation	ΔV _{OUT} /ΔI _{LOAD}		12		ppm/mA
Voltage Noise	e _N , 0.1 Hz to 10 Hz, 2.5 V reference		4.5		μV rms
Voltage Noise Density	e _N , 1 kHz, 2.5 V reference		215		nV/√Hz
Turn-On Settling Time	100 nF REFOUT capacitor		200		μs
Short-Circuit Current, I _{SC}			28		mA
EXTERNAL REFERENCE INPUTS					
Differential Input Range ²	V _{REF} = REF+ - REF-	1	2.5	AVDD	V
Absolute Voltage Limits ²					
Reference Buffers Disabled		AVSS - 0.05		AVDD + 0.05	V
Reference Buffers Enabled	Full buffer or precharge buffer	AVSS		AVDD	V
REFIN Input Current (Reference Buffers Disabled)					
Reference Input Current			±44		μA/V
Reference Input Current Drift	External clock		±1.2		nA/V/°C
	Internal clock		±6		nA/V/°C
Reference Buffers Enabled					
Reference Input Current	Precharge buffer		±18		μA
	Full buffer		±200		nA
Reference Input Current Drift	Precharge buffer		40		nA/°C
	Full buffer		1.25		nA/°C
Normal Mode Rejection	See the rejection parameter				
DIGITAL FILTER RESPONSE					
FIR Filter					
Decimation Rate		32		1024	
Group Delay	Latency		34/ODR		seconds
Settling Time			68/ODR		seconds
Pass-Band Ripple	From DC to 50 kHz at 125 kSPS			±0.005	dB
Pass Band	±0.005 dB bandwidth		0.4 × ODR		Hz
	-0.1 dB bandwidth		0.409 × ODR		Hz
	-3 dB bandwidth		0.433 × ODR		Hz
Stop-Band Frequency	Attenuation > 105 dB		0.499 × ODR		Hz
Stop-Band Attenuation	See the Anti-Aliasing Filtering section		105		dB
Sinc Filters, Sinc ⁵ + Avg Filter			See the Digital Filter section		
VBIAS					
Output Voltage Setting			(AVDD + AVSS)/2		V
Output Impedance			1		kΩ
Start-Up Time	Dependent on the capacitance connected to AINn.		9		μs/nF
EXCITATION CURRENTS					
Current Settings			10, 50, 100, 250, 500, 1000, 1500		μA
Output Compliance ²	10 μA, 50 μA, 100 μA, 1% accuracy			AVDD - 1.25	V
	250 μA/500 μA/1 mA/1.5 mA, 1% accuracy			AVDD - 1.45	V
Initial Accuracy	T _A = 25°C, 10 μA		±3		%

SPECIFICATIONS

Table 1. (Continued)

Parameter ¹	Test Conditions/Comments	Min	Typ	Max	Unit
Drift ²	$T_A = 25^\circ\text{C}$, 50 μA , 100 μA	-1	± 0.1	+1	%
	$T_A = 25^\circ\text{C}$, >100 μA	-2	± 0.2	+2	%
	10 μA		± 20		ppm/ $^\circ\text{C}$
	50 μA , 100 μA	-30	± 5	+30	ppm/ $^\circ\text{C}$
	>100 μA	-80	± 25	+80	ppm/ $^\circ\text{C}$
Current Mismatch	Using pair AB or CD				
Same Current Matching ²	10 μA		± 1.3		%
	250 μA , 1 mA	-1.2	± 0.1	+1.2	%
	50 μA /100 μA /500 μA /1.5 mA	-0.7	± 0.1	+0.7	%
Different Current Matching			± 1		%
Drift Matching ²	Using pair AB or CD. Current sources at the same value.				
	10 μA		3		ppm/ $^\circ\text{C}$
	50 μA , 100 μA , 250 μA	-7	± 2	+7	ppm/ $^\circ\text{C}$
	>250 μA	-4	± 1	+4	ppm/ $^\circ\text{C}$
Line Regulation (AVDD)	AVDD = 5 V $\pm$ 5%		150		ppm/V
Load Regulation	>10 μA		40		ppm/V
Start-Up time	$R_{\text{LOAD}} = 1 \text{ k}\Omega$, $C_{\text{LOAD}} = 0 \text{ pF}$ Dependent on the load connected to AINn		7		μs
TEMPERATURE SENSOR					
Accuracy	After user calibration at 25°C		± 2		$^\circ\text{C}$
Sensitivity			477		$\mu\text{V/K}$
LOW-SIDE POWER SWITCH					
Ron			10	14	Ω
Current Through Switch ²	Continuous current			30	mA
BURNOUT CURRENTS					
Source/Sink Current			± 0.1 , ± 2 , ± 10		μA
Accuracy	Sinking/sourcing		10		%
PULL-UP CURRENTS					
Source Current			100		nA
GENERAL-PURPOSE I/O (GPIO0 to GPIO3) ²					
Input Mode Leakage Current	With respect to AVSS	-1		+1	μA
Floating State Output Capacitance			5		pF
Output High Voltage, V_{OH}	$I_{\text{SOURCE}} = 200 \mu\text{A}$	AVSS + 4			V
Output Low Voltage, V_{OL}	$I_{\text{SINK}} = 800 \mu\text{A}$			AVSS + 0.4	V
Input High Voltage, V_{IH}		AVSS + 3			V
Input Low Voltage, V_{IL}				AVSS + 0.7	V
DAC					
Resolution			12		Bits
Range	Gain = 1	0		V_{REF}	V
	Gain = 2	0		$2 \times V_{\text{REF}}$	V
INL		-2		+2	LSB
DNL		-0.5	± 0.2	+0.5	LSB
Offset Error			± 2		mV
Offset Error Drift			± 10		$\mu\text{V}/^\circ\text{C}$
Full-Scale Error			± 0.1		% of FSR
Full-Scale Error Drift			± 10		$\mu\text{V}/^\circ\text{C}$
Output Swing		AVSS + 0.06		AVDD - 0.25	V
Capacitive Load	$R_{\text{LOAD}} = \text{infinity}$			2	nF

SPECIFICATIONS

Table 1. (Continued)

Parameter ¹	Test Conditions/Comments	Min	Typ	Max	Unit
Resistive Load	$R_{LOAD} = 2\text{ k}\Omega$	1	100		nF
Settling Time	$0.25 \times FS$ to $0.75 \times FS$		6		μs
Slew Rate	$R_{LOAD} = 2\text{ k}\Omega$, $C_{LOAD} = 200\text{ pF}$		1		V/ μs
Noise Density	Midscale code, 1 kHz		200		nV/ $\sqrt{\text{Hz}}$
RMS Noise	0.1 Hz to 10 Hz		8		$\mu\text{V rms}$
Short-Circuit Current, I_{SC}			15		mA
DIAGNOSTIC TRIP POINTS					
Reference Detect Level		0.6		0.85	V
Reference/AIN OV/UV Trip Level					
Overvoltage		AVDD + 0.065			V
Undervoltage				AVSS - 0.065	V
Reference/AIN OV/UV Clear Level					
Overvoltage		AVDD + 0.015			V
Undervoltage				AVSS - 0.01	V
Excitation Current Source Compliance	10 μA , 50 μA , 100 μA	AVDD - 1.3		AVDD - 0.8	V
	250 μA , 500 μA , 1000 μA , 1500 μA	AVDD - 1.6		AVDD - 1	V
ALDO Trip Level			1.5		V
DLDO Trip Level			1.6		V
CLOCK					
Internal Clock					
Frequency			16		MHz
Accuracy		-2.5%		+2.5%	%
Duty Cycle			50:50		%
Crystal					
Frequency		8	16	17	MHz
Start-Up Time			10		μs
External Clock		1	16	17	MHz
Minimum Low Time		27.6			ns
Minimum High Time		27.6			ns
LOGIC INPUTS ²					
Input High Voltage, V_{INH}		$0.8 \times \text{IOVDD}$			V
Input Low Voltage, V_{INL}				$0.2 \times \text{IOVDD}$	V
Hysteresis			0.04		V
Leakage Currents	SYNC_IN Pin			+15	μA
	All other pins	-1		1	μA
Input Capacitance	All digital inputs		10		pF
LOGIC OUTPUT ² (XTAL2, DIG_AUX1, DIG_AUX2, SDO)					
Output High Voltage, V_{OH} ²	$I_{SOURCE} = 1\text{ mA}$	$0.8 \times \text{IOVDD}$			V
Output Low Voltage, V_{OL} ²	$I_{SINK} = 2\text{ mA}$			0.4	V
Leakage Current	Floating state	-1		+1	μA
Output Capacitance	Floating state		10		pF
SYSTEM CALIBRATION ²					
Full-Scale (FS) Calibration Limit				$1.05 \times FS$	V
Zero-Scale Calibration Limit		$-1.05 \times FS$			V
Input Span		$0.8 \times FS$		$2.1 \times FS$	V

SPECIFICATIONS

Table 1. (Continued)

Parameter ¹	Test Conditions/Comments	Min	Typ	Max	Unit
POWER REQUIREMENTS					
Power Supply Voltage					
AVDD to AVSS		4.75		5.25	V
AVSS to DGND		-2.625		0	V
IOVDD to DGND		1.7		5.25	V
IOVDD to AVSS	For AVSS < DGND			6.35	V
POWER SUPPLY CURRENTS ⁷					
AVDD Current					
Gain =1 Precharge			6.7	7.7	mA
Gain < 16 except Gain =1 Precharge			9.5	11	mA
Gain ≥ 16			12.5	14.7	mA
AVDD Increase due to					
Both Reference Buffers					
Precharge			1.2	1.5	mA
Full Buffer			3.3	4.1	mA
Internal Reference			0.5	0.6	mA
DAC			0.1	0.15	mA
Diagnostics			0.1		mA
V _{BIAS}			0.05		mA
Excitation Currents			0.06		mA
AVDD Standby Mode	LDOs on only		70	110	μA
AVDD Power-Down Mode			0.2	1	μA
IOVDD Current					
	External clock		2	2.3	mA
	Internal clock		2.3	2.6	mA
	External crystal (16.384 MHz)		2.4		mA
IOVDD Increase due to					
Default FIR Filter			2.4	2.7	mA
Programmable FIR Filter			1.1 + (0.025 × FIR_LENGTH)		mA
IOVDD Standby Mode	LDOs on only		15	180	μA
IOVDD Power-Down Mode			0.8	1.5	μA
POWER DISSIPATION ²					
Full Operating Mode	AVDD = 5.25 V, IOVDD = 5.25 V				
	Gain = 1, reference buffers disabled, external clock, and reference		60.4	70	mW
	Gain > 16, reference buffers enabled, internal clock, and reference		115	137	mW
Standby Mode	LDOs on only		447	1,530	μW
Power-Down Mode			5.25	13.2	μW

¹ Temperature range is -40°C to +105°C.

² These specifications are not production tested but are supported by characterization data at the initial product release.

³ The offset error is in the order of the noise for the programmed ODR selected following a system or internal zero-scale calibration. A system full-scale calibration reduces the gain error to the order of the noise for the programmed ODR.

⁴ The minimum and maximum voltages on AINP and AINM are AVSS + 0.1 V and AVDD - 0.1 V.

⁵ The maximum allowed differential analog input range is $\pm(\text{AVDD} - 0.65 \text{ V})/\text{gain}$ while the maximum allowed single-ended analog input range is 0 to $(\text{AVDD} - 0.65 \text{ V})/\text{gain}$ which applies when higher reference voltages are used.

⁶ This specification includes moisture sensitivity level (MSL) preconditioning effects.

⁷ This specification is with no load on the REFOUT, DAC, excitation currents, and digital output pins. Digital inputs are connected to IOVDD or DGND.

SPECIFICATIONS

TIMING CHARACTERISTICS

IOVDD = 1.7 V to 5.25 V with Bit DIG_OUT_STR set when IOVDD < 3 V, DGND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = IOVDD, C_{LOAD} = 20 pF, unless otherwise noted.

Table 2.

Parameter	Limit at T _{MIN} , T _{MAX}		Unit	Test Conditions/Comments ^{1, 2}
	Min	Max		
SCLK				
t ₃	25		ns	SCLK high pulse width
t ₄	25		ns	SCLK low pulse width
t ₁₂	2.25/f _{MOD} 4.25/f _{MOD} 8.25/f _{MOD} 8.25/f _{MOD} to 16/f _{MOD}			RDY high time if RDY is low and the next conversion is available (f _{MOD} = MCLK/4) Sinc ⁵ , FILTER_FS = 1 Sinc ⁵ , FILTER_FS = 2 All other sinc options FIR, FILTER_FS = 4 to FILTER_FS = 128
t ₁₃	2/MCLK			SYNC_IN low pulse width
READ OPERATION				
t ₁	0	12.5 17.5 25	ns	CS falling edge to SDO active time 4.75 V < IOVDD ≤ 5.25 V 3 V ≤ IOVDD ≤ 4.75 V 1.7 V ≤ IOVDD < 3 V
t ₂ ³	5	12.5 17.5 25	ns	SCLK active edge to data valid delay ⁴ 4.75 V < IOVDD ≤ 5.25 V 3 V ≤ IOVDD ≤ 4.75 V 1.7 V ≤ IOVDD < 3 V
t ₅ ⁵	2.5	20	ns	Bus relinquish time after CS inactive edge
t ₆	5		ns	SCLK inactive edge to CS inactive edge
t ₇	9		ns	SCLK inactive edge to RDY high. SDO and RDY use separate pins or SDO and RDY share a pin with Bit SDO_RDYB_DLY cleared. Shared pin returns to functioning as RDY after the SCLK inactive edge.
t _{7A}	t ₅		ns	Data valid after CS inactive edge (when SDO and RDY share a pin). Bit SDO_RDYB_DLY is set. Shared pin continues to function as SDO until CS is taken high.
WRITE OPERATION				
t ₈	0		ns	CS falling edge to SCLK active edge setup time ⁴
t ₉	8		ns	Data valid to SCLK edge setup time
t ₁₀	8		ns	Data valid to SCLK edge hold time
t ₁₁	5		ns	CS rising edge to SCLK edge hold time
CONTINUOUS TRANSMIT OPERATION				
t ₁₄		2	ns	DCLK active edge to RDY falling edge setup time
t ₁₅		t _{DCLK_LOW} - 1	ns	Difference between (data valid to DCLK edge setup time) and DCLK low time
		t _{DCLK_LOW} - 3.5	ns	4.75 V < IOVDD ≤ 5.25 V
		t _{DCLK_LOW} - 2.5	ns	3 V ≤ IOVDD ≤ 4.75 V
		t _{DCLK_HIGH} - 3.5	ns	1.7 V ≤ IOVDD < 3 V
t ₁₆			ns	Difference between (data valid to DCLK edge hold time) and DCLK high time
t ₁₇	3.5		ns	DCLK rising edge to RDY high time
t ₁₈				Difference between DCLK high pulse width and applied external MCLK high Time. Valid for divide by 1 option.
		-2	ns	4.75 V < IOVDD ≤ 5.25 V

SPECIFICATIONS

Table 2. (Continued)

Parameter	Limit at T_{MIN} , T_{MAX}		Unit	Test Conditions/Comments ^{1, 2}
	Min	Max		
t_{19}		-6.5	ns	$3\text{ V} \leq \text{IOVDD} \leq 4.75\text{ V}$
		-4	ns	$1.7\text{ V} \leq \text{IOVDD} < 3\text{ V}$
				Difference between DCLK low pulse width and applied external MCLK low time. Valid for divide by 1 option.
		1.5	ns	$4.75\text{ V} < \text{IOVDD} \leq 5.25\text{ V}$
		3.5	ns	$3\text{ V} \leq \text{IOVDD} \leq 4.75\text{ V}$
		2	ns	$1.7\text{ V} \leq \text{IOVDD} < 3\text{ V}$

¹ Sample tested during initial release to ensure compliance.



² See Figure 2 and Figure 3.

³ This parameter is defined as the time required for the output to cross the V_{OL} or V_{OH} limits.

⁴ The SCLK active edge is the falling edge of SCLK.

⁵ $\overline{\text{RDY}}$ returns high after a read of the data register. In the single conversion mode and the continuous conversion mode, the same data can be read again, if required, while $\overline{\text{RDY}}$ is high, although care must be taken to ensure that subsequent reads do not occur close to the next output update. If the continuous read feature is enabled, the digital word can be read only once.

Timing Diagrams

Figure 2. Read Cycle Timing Diagram (SDO and $\overline{\text{RDY}}$ Use Separate Pins)Figure 3. Read Cycle Timing Diagram (SDO and $\overline{\text{RDY}}$ Share a Pin with Bit SDO_RDYB_DLY Cleared)

SPECIFICATIONS




Figure 4. Read Cycle Timing Diagram (SDO and RDY Share a Pin with Bit SDO_RDYB_DLY Set)




Figure 5. Write Cycle Timing Diagram




Figure 6. RDY High Time when RDY Is Initially Low and the Next Conversion is Available




Figure 7. SYNC_IN Pulse Width

SPECIFICATIONS




Figure 8. Continuous Transmit

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 3.

Parameter	Rating
AVDD to AVSS	-0.3 V to +6.5 V
AVDD to DGND	-0.3 V to +6.5 V
IOVDD to DGND	-0.3 V to +6.5 V
IOVDD to AVSS	-0.3 V to +7.5 V
AVSS to DGND	-3.25 V to +0.3 V
Analog Input Voltage to AVSS	-0.3 V to AVDD + 0.3 V
Reference Input Voltage to AVSS	-0.3 V to AVDD + 0.3 V
GPIO Input Voltage to AVSS	-0.3 V to AVDD + 0.3 V
GPIO Output Voltage to AVSS	-0.3 V to AVDD + 0.3 V
DAC Output to AVSS	-0.3 V to AVDD + 0.3 V
REFOUT to AVSS	-0.3 V to AVDD + 0.3 V
Digital Input Voltage to DGND	-0.3 V to IOVDD + 0.3 V
Digital Output Voltage to DGND	-0.3 V to IOVDD + 0.3 V
Analog Input/Digital Input Current	10 mA
Operating Temperature Range	-40°C to +105°C
Storage Temperature Range	-65°C to +150°C
Maximum Junction Temperature (T_{JMAX})	150°C
Lead Soldering, Reflow Temperature	260°C
ESD Rating (HBM)	4 kV
ESD Rating (FICDM)	1.25 kV

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required. Thermal resistance values specified in Table 4 were calculated based on JEDEC specifications and must be used in compliance with JESD51-12. The worst-case junction temperature is reported. The values in Table 4 were calculated based on the standard JEDEC 2S2P thermal test board in a natural convection test environment. See JEDEC JESD51 series.

Table 4. Thermal Resistance

Package Type	T_{JA}	T_{JB}	T_{JC_TOP}	Unit
CP-32-34	39.49	9.93	14.86	°C/W

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTIONS DESCRIPTION




Figure 9. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	AIN0	Analog Input 0/Excitation Current/Bias Voltage. This input pin is configured through the CHANNEL_MAPn register to be the positive or negative terminal of a differential or pseudodifferential input. Alternatively, any of the internal programmable excitation current sources can be output to this pin. A bias voltage midway between the analog power supply rails can be output at this pin.
2	REFIN+	Positive Reference Input. An external reference can be applied between REFIN+ and REFIN-. REFIN+ can be anywhere between AVDD and AVSS + 1 V. The nominal reference voltage (REFIN+ – REFIN-) is 2.5 V, but the device functions with a reference from 1 V to AVDD. Note that REFIN+ can go to AVSS when AC excitation is used. Further details are available in the AC Excitation section.
3	REFIN-	Negative Reference Input. This reference input can be anywhere between AVSS and AVDD – 1 V. Note that REFIN- can go to AVDD when AC excitation is used. Further details are available in the AC Excitation section.
4	AVDD	Analog Supply Voltage. This is relative to AVSS.
5	AVSS	Analog Supply Voltage. The voltage on AVDD is referenced to AVSS. The differential between AVDD and AVSS must be between 4.75 V and 5.25 V. AVSS can be taken below 0 V to provide a bipolar power supply to the AD4170-4. For example, AVSS can be tied to –2.5 V and AVDD can be tied to +2.5 V, providing a ±2.5 V supply to the ADC.
6	REGCAP_A	Analog LDO Regulator Output. Decouple this pin to AVSS with a 1 µF capacitor in parallel with a 0.1 µF capacitor.
7	REFOUT	Internal Reference Output. This is relative to AVSS. The buffered output of the internal 2.5 V voltage reference can be output to this pin. Decouple this pin to AVSS with a 0.1 µF capacitor.
8	DACOUT	DAC Output. This is relative to AVSS.
9	GPIO0	General-Purpose Input or Output/Positive Reference Input/Power Switch/Excitation Current/AC Excitation signal ACX1. This pin can be configured as a general-purpose input/output bit, referenced between AVSS and AVDD. This pin also functions as a positive reference input for REFIN2(±). REFIN2+ can be anywhere between AVDD and AVSS + 1 V. The nominal reference voltage (REFIN2+ to REFIN2-) is 2.5 V, but the device functions with a reference from 1 V to AVDD. The pin can also function as a low-side power switch to AVSS. Any of the internal programmable excitation current sources can also be made available at this pin. When 4-wire AC excitation is enabled, this pin functions as ACX1 and is used in conjunction with the remaining GPIO pins to control excitation of the sensor.
10	GPIO1	General-Purpose Input or Output/Negative Reference Input/Power Switch/Excitation Current/AC Excitation signal ACX2. This pin can be configured as a general-purpose input/output bit, referenced between AVSS and AVDD. This pin also functions as a negative reference input for REFIN2. REFIN2- can be anywhere between AVSS and AVDD – 1 V. The pin can also function as a low-side power switch to AVSS. Any of the internal programmable excitation current sources can also be made available at this pin. When 4-wire AC excitation is enabled, this pin functions as ACX2 and is used in conjunction with the remaining GPIO pins to control excitation of the sensor.
11	SYNC_IN	Synchronization Input. This pin is a logic input that allows synchronization of the digital filters and analog modulators when using multiple AD4170-4 devices. In the default mode, taking SYNC_IN low resets the nodes of the digital filter, the filter control logic, the calibration control logic, and the analog modulator are held in a reset state. SYNC_IN does not affect the digital interface but does reset RDY to a high state if RDY is low. If multiple channels

PIN CONFIGURATION AND FUNCTIONS DESCRIPTION

Table 5. Pin Function Descriptions (Continued)

Pin No.	Mnemonic	Description
		are enabled, using the SYNC_IN function forces the sequence to be reset. Therefore, when SYNC_IN is taken high, the conversion sequence begins from the first enabled channel. This input is also used in ALT_SYNC mode. When multiple channels are enabled in ALT_SYNC mode, the sequencer is not reset and the SYNC_IN pin is used to control the instant at which the ADC begins sampling on the newly selected channel in the sequence. Therefore, following the channel change, the ADC waits until SYNC_IN is taken high to begin sampling. For more information on using this pin, see the ADC Synchronization section.
12	SCLK	Serial Clock Input. This serial clock input is for data transfers to and from the ADC. The SCLK has a Schmitt triggered input, making the interface suitable for opto-isolated applications. The serial clock can be continuous with all data transmitted in a continuous train of pulses. Alternatively, the serial clock can be a noncontinuous clock with the information being transmitted to or from the ADC in smaller batches of data.
13	$\overline{CS}$	Chip Select Input. This is an active low logic input that selects the ADC. Use $\overline{CS}$ to select the ADC in systems with more than one device on the serial bus or as a frame synchronization signal in communicating with the device. $\overline{CS}$ can be hardwired low, with only SCLK, SDI, and SDO interfacing with the device. When $\overline{CS}$ is hardwired low, the SDO pin is always enabled. Therefore, the SDO pin requires a dedicated pin on the microprocessor.
14	SDO	Serial Data Output/Data Ready Output. SDO functions as a serial data output pin to access the output shift register of the ADC. The output shift register can contain data from any of the on-chip data or control registers. In addition, SDO can operate as a data ready pin (RDY), going low to indicate the completion of a conversion. If the data is not read after the conversion, the pin goes high before the next update occurs. The SDO falling edge can also be used as an interrupt to a processor, indicating that valid data is available. With an external serial clock, the data can be read using the SDO pin. When $\overline{CS}$ is low, the data/control word information is placed on the SDO pin on the SCLK falling edge and is valid on the SCLK rising edge. Note that the data ready function can be made available on Pin DIG_AUX1 which is useful when a user wants independent serial data out and data ready functions. The AD4170-4 also includes a continuous transmit mode which simplifies the reading of conversions. The AD4170-4 provides the DCLK and frame synchronization signal. Therefore, conversion results are automatically placed on SDO when available. When this mode is enabled, the SDO pin is dedicated to outputting conversion results until the continuous transmit mode is disabled.
15	SDI	Serial Data Input to the Input Shift Register on the ADC. Data in the input shift register is transferred to the control registers within the ADC, with the register address selected during the instruction phase.
16	XTAL2	Input 2 for Crystal/Clock Input or Output. Based on the CLOCKSEL bits in the CLOCK_CTRL register. The following four options are available for selecting the MCLK source: internal oscillator: no output, internal oscillator: output to XTAL2 (operates at IOVDD logic level), external clock: input to XTAL2 (input must be at IOVDD logic level), and external crystal: connected between XTAL1 and XTAL2.
17	XTAL1	Input 1 for Crystal.
18	DIG_AUX2	DAC Load Signal/DAC Toggle/Clock DCLK in the Continuous Transmit Mode/START Input. This pin can be used as a load DAC or DAC toggle signal for the embedded DAC. In the continuous transmit mode, this pin provides the data clock DCLK. The pin can also be used in conjunction with the DIG_AUX1 pin to force synchronization on multiple devices which share a common main clock. This mode internally generates a synchronization signal SYNC_OUT from the applied START signal, SYNC_OUT being synchronized with the internal main clock. SYNC_OUT is applied to all AD4170-4 ADCs in a multi AD4170-4 system to force all the ADCs to have synchronous conversion behavior.
19	DGND	Digital Ground Reference Point.
20	IOVDD	Serial Interface Supply Voltage, 1.7 V to 5.25 V. IOVDD is independent of AVDD. Therefore, the serial interface can operate at 1.7 V with AVDD at 5.25 V, for example.
21	REGCAP_D	Digital LDO Regulator Output. Decouple this pin to DGND with a 1 μ F capacitor in parallel with a 0.1 μ F capacitor.
22	DIG_AUX1	Data Ready for SPI interface/Data Ready in the Continuous Transmit Mode/Synchronization Out. When using the serial interface, the data ready function can be output on this pin to dedicate the SDO pin to being a serial data output pin only. When the continuous transmit mode is used, this pin again functions as a data ready pin with DIG_AUX2 providing the clock DCLK for the data transmissions. The pin can also be used in conjunction with the DIG_AUX2 pin to force synchronization on multiple devices which share a common main clock. This mode internally generates a synchronization signal SYNC_OUT from the applied START signal, SYNC_OUT being synchronized with the internal main clock. SYNC_OUT is applied to all AD4170-4 ADCs in a multi AD4170-4 system to force all the ADCs to have synchronous conversion behavior.
23	GPIO2	General-Purpose Input or Output/Excitation Current/AC Excitation Signal ACX1. This pin can be configured as a general-purpose input/output bit, referenced between AVSS and AVDD. Any of the internal programmable excitation current sources can also be made available at this pin. When AC excitation is enabled, this pin functions as ACX1

PIN CONFIGURATION AND FUNCTIONS DESCRIPTION

Table 5. Pin Function Descriptions (Continued)

Pin No.	Mnemonic	Description
24	GPIO3	and is used in conjunction with GPIO3 for 2-wire AC excitation or all remaining GPIO pins for 4-wire AC excitation of the sensor. General-Purpose Input or Output/Excitation Current/AC Excitation Signal ACX2. This pin can be configured as a general-purpose input/output bit, referenced between AVSS and AVDD. Any of the internal programmable excitation current sources can also be made available at this pin. When AC excitation is enabled, this pin functions as ACX2 and is used in conjunction with GPIO2 for 2-wire AC excitation or all remaining GPIO pins for 4-wire AC excitation of the sensor.
25	AIN8	Analog Input 8/Excitation Current/Bias Voltage. This input pin is configured through the CHANNEL_MAPn registers to be the positive or negative terminal of a differential or pseudodifferential input. Alternatively, any of the internal programmable excitation current sources can be made output to this pin. A bias voltage midway between the analog power supply rails can be output at this pin.
26	AIN7	Analog Input 7/Excitation Current/Bias Voltage. This input pin is configured through the CHANNEL_MAPn registers to be the positive or negative terminal of a differential or pseudodifferential input. Alternatively, any of the the internal programmable excitation current sources can be output to this pin. A bias voltage midway between the analog power supply rails can be output at this pin.
27	AIN6	Analog Input 6/Excitation Current/Bias Voltage. This input pin is configured through the CHANNEL_MAPn registers to be the positive or negative terminal of a differential or pseudodifferential input. Alternatively, any of the the internal programmable excitation current sources can be output to this pin. A bias voltage midway between the analog power supply rails can be output at this pin.
28	AIN5	Analog Input 5/Excitation Current/Bias Voltage. This input pin is configured through the CHANNEL_MAPn registers to be the positive or negative terminal of a differential or pseudodifferential input. Alternatively, any of the internal programmable excitation current sources can be output to this pin. A bias voltage midway between the analog power supply rails can be generated at this pin.
29	AIN4	Analog Input 4/Excitation Current/Bias Voltage. This input pin is configured through the CHANNEL_MAPn registers to be the positive or negative terminal of a differential or pseudodifferential input. Alternatively, any of the internal programmable excitation current sources can be output to this pin. A bias voltage midway between the analog power supply rails can be output at this pin.
30	AIN3	Analog Input 3/Excitation Current/Bias Voltage. This input pin is configured through the CHANNEL_MAPn registers to be the positive or negative terminal of a differential or pseudodifferential input. Alternatively, any of the internal programmable excitation current sources can be output to this pin. A bias voltage midway between the analog power supply rails can be output at this pin.
31	AIN2	Analog Input 2/Excitation Current/Bias Voltage. This input pin is configured through the CHANNEL_MAPn registers to be the positive or negative terminal of a differential or pseudodifferential input. Alternatively, any of the internal programmable excitation current sources can be output to this pin. A bias voltage midway between the analog power supply rails can be output at this pin.
32	AIN1	Analog Input 1/Output of Internal Excitation Current Source/Bias Voltage. This input pin is configured through the CHANNEL_MAPn registers to be the positive or negative terminal of a differential or pseudodifferential input. Alternatively, any of the internal programmable excitation current sources can be output to this pin. A bias voltage midway between the analog power supply rails can be output at this pin.
	EP	Exposed Pad. Connect the exposed pad to AVSS.

TYPICAL PERFORMANCE CHARACTERISTICS






Figure 10. Noise Histogram (Sinc^5 + Avg Filter, 125 kSPS, PGA_Gain = 1)Figure 13. Noise Histogram (Sinc^5 + Avg Filter, 125 kSPS, PGA_Gain = 16)Figure 11. Noise Histogram (Sinc^5 + Avg Filter, 50 SPS, PGA_Gain = 1)Figure 14. Noise Histogram (Sinc^5 + Avg Filter, 50 SPS, PGA_Gain = 16)

Figure 12. Noise Histogram (Default FIR Filter, 125 kSPS, PGA_Gain = 1)




Figure 15. Noise Histogram (Default FIR Filter, 125 kSPS, PGA_Gain = 16)

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 16. FFT (Sinc⁵ Filter, 125 kSPS, PGA_Gain = 1, 4.096 V Reference)

Figure 17. FFT (FIR Filter, 125 kSPS, PGA_Gain = 1, 4.096 V Reference)




Figure 18. FFT (Default FIR Filter, 125 kSPS, PGA_Gain = 8, 4.096 V Reference)




Figure 19. FFT (Default FIR Filter, 125 kSPS, PGA_Gain = 16, 4.096 V Reference)





Figure 20. FFT (Default FIR Filter, 31.25 kSPS, PGA_Gain = 1, 4.096 V Reference)

Figure 21. RMS Noise vs. Reference Voltage (Sinc⁵ + Avg Filter, 125 kSPS)

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 22. RMS Noise vs. Temperature (Sinc^5 + Avg Filter, 125 kSPS, 2.5 V Reference)




Figure 23. Excitation Current Output Compliance




Figure 24. IOUTn Excitation Current Initial Accuracy (500 μA)




Figure 25. IOUTn Excitation Current vs. Temperature (500 μA)




Figure 26. IOUTn Excitation Current Initial Matching (500 μA)










Figure 27. IOUTn Excitation Current Matching vs. Temperature (500 μA)

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 28. Absolute AINP Current vs. A_{IN} ($V_{CM} = (AVDD + AVSS)/2$), Gain = 0.5Figure 31. Absolute AINM Current vs. A_{IN} ($V_{CM} = (AVDD + AVSS)/2$), Gain = 0.5Figure 29. Differential AIN Current vs. A_{IN} ($V_{CM} = (AVDD + AVSS)/2$), Gain = 0.5Figure 32. Differential AIN Current vs. V_{CM} ($V_{DIFF} = 0$ V), Gain = 0.5Figure 30. Absolute AINP Current vs. V_{CM} ($V_{DIFF} = 0$ V), Gain = 0.5Figure 33. Absolute AINM Current vs. V_{CM} ($V_{DIFF} = 0$ V), Gain = 0.5

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 34. Absolute AINP Current vs. V_{IN} ($V_{CM} = (AVDD + AVSS)/2$), Gains of 1 and 8




Figure 37. Absolute AINM Current vs. V_{IN} ($V_{CM} = (AVDD + AVSS)/2$), Gains of 1 and 8




Figure 35. Differential AIN Current vs. V_{IN} ($V_{CM} = (AVDD + AVSS)/2$), Gains of 1 and 8




Figure 38. Differential AIN Current vs. V_{CM} ($V_{DIFF} = 0$ V), Gains of 1 and 8




Figure 36. Absolute AINP Current vs. V_{CM} ($V_{DIFF} = 0$ V), Gains of 1 and 8




Figure 39. Absolute AINM Current vs. V_{CM} ($V_{DIFF} = 0$ V), Gains of 1 and 8

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 40. Absolute AINP Current vs. V_{IN} ($V_{CM} = (AVDD + AVSS)/2$), Gains of 16 to 128




Figure 43. Absolute AINM Current vs. V_{IN} ($V_{CM} = (AVDD + AVSS)/2$), Gains of 16 to 128




Figure 41. Differential AIN Current vs. V_{IN} ($V_{CM} = (AVDD + AVSS)/2$), Gains of 16 to 128




Figure 44. Differential AIN Current vs. V_{CM} ($V_{DIFF} = 0$ V), Gains of 16 to 128




Figure 42. Absolute AINP Current vs. V_{CM} ($V_{DIFF} = 0$ V), Gains of 16 to 128




Figure 45. Absolute AINM Current vs. V_{CM} ($V_{DIFF} = 0$ V), Gains of 16 to 128

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 46. Absolute AINP Current vs. V_{IN} ($V_{CM} = (AVDD + AVSS)/2$), Gain = 1 Precharge




Figure 49. Absolute AINM Current vs. V_{IN} ($V_{CM} = (AVDD + AVSS)/2$), Gain = 1 Precharge




Figure 47. Differential AIN Current vs. V_{IN} ($V_{CM} = (AVDD + AVSS)/2$), Gain = 1 Precharge




Figure 50. Differential AIN Current vs. V_{CM} ($V_{DIFF} = 0$ V), Gain = 1 Precharge




Figure 48. Absolute AINP Current vs. V_{CM} ($V_{DIFF} = 0$ V), Gain = 1 Precharge




Figure 51. Absolute AINM Current vs. V_{CM} ($V_{DIFF} = 0$ V), Gain = 1 Precharge

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 52. Differential AIN Current vs. MCLK Frequency ($V_{IN} = 0.8 \times \text{Full-Scale}$, $V_{CM} = (AVDD + AVSS)/2$) for Different MCLK Frequencies




Figure 53. Reference Input Current




Figure 54. Internal Oscillator Frequency vs. Temperature




Figure 55. Internal Reference Voltage vs. Temperature (Soldered Devices)




Figure 56. Internal Temperature Sensor Accuracy




Figure 57. INL

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 58. Input Referred Offset Error vs. Temperature (Gain = 1 Precharge)




Figure 61. Input Referred Gain Error vs. Temperature (Gain = 1 Precharge)




Figure 59. Input Referred Offset Error vs. Temperature (Gain = 8)




Figure 62. Input Referred Gain Error vs. Temperature (Gain = 8)




Figure 60. Input Referred Offset Error vs. Temperature (Gain = 16)




Figure 63. Input Referred Gain Error vs. Temperature (Gain = 16)

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 64. SNR vs. Input Frequency for Different Gains (External 16 MHz Clock, External 2.5 V Reference, Sinc⁵ Filter, FS = 4)




Figure 66. THD vs. Input Frequency for Different Gains (External 16 MHz Clock, External 2.5 V Reference, Sinc⁵ Filter, FS = 4)




Figure 65. SNR vs. Input Frequency for Different Gains (External 16 MHz Clock, FIR Filter, FS = 4, External 2.5 V Reference)




Figure 67. THD vs. Input Frequency for Different Gains (External 16 MHz Clock, External 2.5 V Reference, FIR Filter, FS = 4)

RMS NOISE AND RESOLUTION

Table 6 through Table 17 show the RMS noise, peak-to-peak noise, effective resolution, and noise-free (peak-to-peak) resolution of the AD4170-4 for various ODRs, gain settings, and filters. The numbers given are for the bipolar input range with an external 2.5 V reference. These numbers are typical and are generated by gathering 1000 samples with a differential input voltage of 0 V when the ADC is continuously converting on a single channel. It is important to note that the effective resolution is calculated using the RMS **SINC⁵ + AVG**

noise, whereas the peak-to-peak resolution (shown in parentheses) is calculated based on peak-to-peak noise (shown in parentheses). The peak-to-peak resolution represents the resolution for which there is no code flicker.

$$\text{Effective Resolution} = \log_2(\text{Input Range}/\text{RMS Noise}) \quad (1)$$

$$\text{Peak-to-Peak Resolution} = \log_2(\text{Input Range}/\text{Peak-to-Peak Noise}) \quad (2)$$

Table 6. RMS Noise (Peak-to-Peak Noise) vs. Gain and ODR (μV)

Filter Word (Dec.)	ODR (SPS)	f _{3dB} (Hz)	Gain = 1									
			Gain = 0.5	Precharge	Gain = 1	Gain = 2	Gain = 4	Gain = 8	Gain = 16	Gain = 32	Gain = 64	Gain = 128
65,532	7.63	3.38	0.28 (1.2)	0.14 (0.59)	0.13 (0.6)	0.076 (0.45)	0.043 (0.24)	0.033 (0.22)	0.025 (0.15)	0.018 (0.12)	0.014 (0.093)	0.013 (0.084)
50,000	10	4.43	0.26 (1.2)	0.14 (0.59)	0.14 (0.6)	0.076 (0.45)	0.048 (0.24)	0.038 (0.22)	0.029 (0.19)	0.02 (0.13)	0.016 (0.093)	0.014 (0.084)
25,000	20	8.85	0.33 (1.8)	0.16 (0.89)	0.18 (1.19)	0.10 (0.6)	0.066 (0.37)	0.05 (0.3)	0.041 (0.27)	0.027 (0.17)	0.023 (0.14)	0.019 (0.12)
10,000	50	22.13	0.49 (3.6)	0.21 (1.19)	0.25 (1.49)	0.16 (1)	0.10 (0.67)	0.078 (0.52)	0.068 (0.4)	0.043 (0.25)	0.036 (0.2)	0.03 (0.18)
8,332	60	26.59	0.53 (3.6)	0.22 (1.19)	0.26 (1.49)	0.16 (1.1)	0.11 (0.68)	0.087 (0.63)	0.069 (0.41)	0.047 (0.3)	0.039 (0.24)	0.034 (0.19)
5,000	100	44.25	0.66 (4.2)	0.3 (2.1)	0.35 (2.1)	0.21 (1.34)	0.14 (0.89)	0.12 (0.78)	0.092 (0.58)	0.062 (0.4)	0.048 (0.35)	0.042 (0.24)
1,000	500	221.25	1.4 (8.3)	0.6 (3.8)	0.75 (4.8)	0.45 (2.7)	0.31 (2)	0.25 (1.6)	0.2 (1.3)	0.14 (0.9)	0.11 (0.74)	0.092 (0.6)
500	1,000	442.5	2.1 (12.5)	0.9 (6)	1 (6.3)	0.63 (3.9)	0.44 (3)	0.36 (2.6)	0.28 (1.5)	0.2 (1.4)	0.16 (0.96)	0.13 (0.75)
100	5,000	2,206	4.5 (29.8)	1.9 (11.9)	2.4 (15.5)	1.4 (8.6)	0.94 (6)	0.8 (5.4)	0.64 (3.7)	0.44 (3)	0.36 (2.4)	0.3 (1.8)
80	6,250	2,758	5 (31)	2.2 (13.4)	2.6 (16.7)	1.5 (10.1)	1.1 (7.9)	0.9 (6.1)	0.7 (4.4)	0.5 (3.2)	0.4 (2.7)	0.33 (2)
48	10,416.7	4,565	6.5 (42.3)	2.7 (18.2)	3.3 (21.2)	2 (12.8)	1.4 (8.6)	1.1 (7.1)	0.9 (6.2)	0.63 (4.1)	0.5 (3.3)	0.43 (3.2)
40	12,500	5,455	7 (47.1)	2.9 (19.7)	3.7 (22.9)	2.2 (13.7)	1.5 (9.8)	1.3 (7.6)	1 (6.3)	0.68 (4.5)	0.55 (3.5)	0.47 (3.5)
20	25,000	10,483	9 (57.2)	4.2 (26.2)	5.1 (34.3)	3.1 (20.9)	2.2 (13.2)	1.8 (10.1)	1.4 (8.8)	1 (6.7)	0.78 (5.2)	0.68 (4.4)
16	31,250	12,741	10.2 (64.3)	4.7 (30.4)	5.5 (35.2)	3.4 (22.9)	2.4 (16.3)	1.9 (12.6)	1.5 (10.2)	1.1 (7.6)	0.9 (6)	0.76 (5.2)
12	41,666.7	16,047	11.7 (70.3)	5.1 (35.2)	6.3 (39.6)	3.8 (24.9)	2.6 (17)	2.2 (13.1)	1.8 (11.3)	1.3 (7.7)	1 (6.5)	0.89 (5.7)
8	62,500	21,019	14.3 (90.6)	6.1 (47.1)	7.6 (47.1)	4.5 (28.2)	3.2 (18.6)	2.7 (17.1)	2.1 (13.1)	1.5 (9)	1.2 (8)	1.1 (7.3)
4	125,000	27,618	16.6 (100)	7.3 (41.4)	9 (55.4)	5.5 (34.3)	3.9 (26.8)	3.2 (19.8)	2.7 (17.8)	1.8 (11.4)	1.6 (11.1)	1.4 (9.7)

Table 7. Effective Resolution (Peak-to-Peak Resolution) vs. Gain and ODR (Bits)

Filter Word (Dec.)	ODR (SPS)	Gain = 0.5	Gain = 1	Gain = 1	Gain = 2	Gain = 4	Gain = 8	Gain = 16	Gain = 32	Gain = 64	Gain = 128
65,532	7.63	24 (23)	24 (23)	24 (23)	24 (22.4)	24 (22.4)	24 (21.4)	23.5 (21)	23.1 (20.3)	22.4 (19.7)	21.5 (18.8)
50,000	10	24 (23)	24 (23)	24 (23)	24 (22.4)	24 (22.4)	24 (21.4)	23.4 (20.7)	22.9 (20.2)	22.1 (19.7)	21.4 (18.8)
25,000	20	24 (22.4)	24 (22.4)	24 (22)	24 (22)	24 (21.7)	23.5 (21)	22.8 (20.1)	22.4 (19.8)	21.8 (19.1)	20.9 (18.3)
10,000	50	24 (21.4)	24 (22)	24 (21.7)	23.9 (21.4)	23.6 (20.8)	22.9 (20.2)	22.5 (19.5)	21.8 (19.2)	21 (18.5)	20.3 (17.7)
8,332	60	24 (21.4)	24 (22)	24 (21.7)	23.9 (21.2)	23.5 (20.8)	22.7 (20.1)	22.1 (19.4)	21.6 (19)	21 (18.3)	20.2 (17.6)
5,000	100	23.9 (21.2)	24 (21.2)	23.8 (21.2)	23.5 (20.8)	23.1 (20.4)	22.4 (19.6)	21.7 (19)	21.2 (18.6)	20.6 (17.8)	19.8 (17.3)
1,000	500	22.7 (20.2)	22.9 (20.3)	22.7 (20)	22.4 (19.8)	21.9 (19.2)	21.3 (18.5)	20.6 (17.9)	20.1 (17.5)	19.4 (16.7)	18.7 (16)
500	1,000	22.2 (19.6)	22.5 (19.7)	22.2 (19.6)	21.9 (19.3)	21.4 (18.7)	20.7 (17.9)	20.1 (17.6)	19.6 (16.8)	18.9 (16.3)	18.2 (15.7)
100	5,000	21.1 (18.4)	21.3 (18.7)	21 (18.3)	20.8 (18.1)	20.3 (17.7)	19.6 (16.8)	18.9 (16.3)	18.5 (15.7)	17.7 (14.9)	17 (14.4)
80	6,250	20.9 (18.3)	21.1 (18.5)	20.9 (18.2)	20.6 (17.9)	20.1 (17.3)	19.3 (16.6)	18.8 (16.1)	18.3 (15.6)	17.6 (14.8)	16.8 (14.2)
48	10,416.7	20.5 (17.8)	20.8 (18.1)	20.6 (17.9)	20.3 (17.6)	19.8 (17.1)	19.1 (16.4)	18.4 (15.6)	17.9 (15.2)	17.3 (14.6)	16.5 (13.6)
40	12,500	20.5 (17.7)	20.7 (18)	20.4 (17.7)	20.1 (17.5)	19.7 (17)	18.9 (16.3)	18.2 (15.6)	17.8 (15.1)	17.1 (14.4)	16.3 (13.4)
20	25,000	20.1 (17.4)	20.2 (17.5)	19.9 (17.2)	19.6 (16.9)	19.2 (16.5)	18.4 (15.9)	17.8 (15.1)	17.3 (14.5)	16.6 (13.9)	15.8 (13.1)
16	31,250	19.9 (17.2)	20 (17.3)	19.8 (17.1)	19.5 (16.7)	19 (16.2)	18.3 (15.6)	17.6 (14.9)	17.1 (14.3)	16.4 (13.7)	15.6 (12.9)
12	41,666.7	19.7 (17.1)	19.9 (17.1)	19.6 (16.9)	19.3 (16.6)	18.9 (16.2)	18.1 (15.5)	17.4 (14.8)	16.9 (14.3)	16.3 (13.5)	15.4 (12.7)

RMS NOISE AND RESOLUTION

Table 7. Effective Resolution (Peak-to-Peak Resolution) vs. Gain and ODR (Bits) (Continued)

Filter Word (Dec.)	ODR (SPS)	Gain = 0.5	Gain = 1	Gain = 1	Gain = 2	Gain = 4	Gain = 8	Gain = 16	Gain = 32	Gain = 64	Gain = 128
8	62,500	19.4 (16.8)	19.7 (16.9)	19.3 (16.7)	19.1 (16.4)	18.6 (16)	17.8 (15.2)	17.2 (14.5)	16.7 (14.1)	16 (13.3)	15.1 (12.4)
4	125,000	19.2 (16.6)	19.4 (16.9)	19.1 (16.5)	18.8 (16.2)	18.3 (15.5)	17.6 (14.9)	16.8 (14.1)	16.4 (13.7)	15.5 (12.8)	14.8 (12)

SINC³

Table 8. RMS Noise (Peak-to-Peak Noise) vs. Gain and ODR (μV)

Filter Word (Dec.)	ODR (SPS)	f _{3dB} (Hz)	Gain = 0.5	Gain = 1	Gain = 1	Gain = 2	Gain = 4	Gain = 8	Gain = 16	Gain = 32	Gain = 64	Gain = 128
65,532	7.63	2	0.23 (0.6)	0.13 (0.3)	0.13 (0.3)	0.074 (0.3)	0.033 (0.15)	0.026 (0.15)	0.018 (0.11)	0.014 (0.093)	0.012 (0.075)	0.01 (0.062)
50,000	10	2.62	0.23 (0.6)	0.13 (0.3)	0.13 (0.3)	0.074 (0.3)	0.041 (0.22)	0.029 (0.22)	0.021 (0.13)	0.016 (0.1)	0.012 (0.075)	0.01 (0.065)
25,000	20	5.24	0.3 (1.8)	0.14 (0.6)	0.15 (0.9)	0.077 (0.45)	0.05 (0.3)	0.038 (0.26)	0.031 (0.19)	0.02 (0.13)	0.018 (0.1)	0.015 (0.093)
10,000	50	13.09	0.38 (1.8)	0.17 (0.9)	0.2 (1.2)	0.12 (0.75)	0.077 (0.45)	0.059 (0.37)	0.047 (0.32)	0.033 (0.2)	0.026 (0.18)	0.022 (0.15)
8,332	60	15.74	0.4 (2.4)	0.17 (0.9)	0.21 (1.2)	0.12 (0.75)	0.083 (0.45)	0.062 (0.41)	0.052 (0.37)	0.037 (0.23)	0.03 (0.19)	0.025 (0.15)
5,000	100	26.18	0.51 (3)	0.23 (1.5)	0.27 (1.8)	0.16 (1)	0.11 (0.6)	0.088 (0.52)	0.065 (0.43)	0.045 (0.3)	0.038 (0.25)	0.032 (0.21)
1,000	500	130.92	1.1 (6.6)	0.47 (2.7)	0.56 (3.6)	0.34 (2.38)	0.23 (1.4)	0.19 (1.3)	0.15 (0.97)	0.11 (0.7)	0.082 (0.52)	0.067 (0.41)
500	1,000	262.45	1.5 (8.9)	0.66 (4.2)	0.8 (4.5)	0.48 (3.4)	0.32 (2.2)	0.25 (1.6)	0.2 (1.3)	0.15 (0.88)	0.11 (0.66)	0.1 (0.67)
100	5,000	1,318	3.3 (19.7)	1.5 (9.5)	1.8 (10.7)	1.1 (6.7)	0.72 (4.7)	0.62 (4)	0.47 (2.9)	0.32 (1.9)	0.27 (1.8)	0.21 (1.28)
80	6,250	1,652	3.8 (24.4)	1.6 (9.8)	2 (12.5)	1.1 (7.2)	0.8 (4.9)	0.64 (4.3)	0.53 (3.5)	0.37 (2.5)	0.3 (2.1)	0.25 (1.7)
48	10,416.7	2,766	4.8 (27.4)	2.1 (12.8)	2.6 (15.8)	1.4 (9.5)	1 (6.6)	0.87 (5.1)	0.66 (3.9)	0.47 (3.3)	0.38 (2.4)	0.31 (1.9)
40	12,500	3,326	5.4 (34)	2.3 (14.3)	2.8 (17)	1.6 (10)	1.2 (8.1)	0.97 (5.4)	0.73 (4.4)	0.52 (3.5)	0.41 (2.8)	0.37 (2.2)
20	25,000	6,760	7.3 (50.7)	3.3 (24.4)	4.1 (25.6)	2.4 (15.9)	1.7 (10.3)	1.3 (8.8)	1.1 (7.5)	0.76 (4.9)	0.63 (3.9)	0.52 (3.4)
16	31,250	8,526	8.8 (54.2)	3.6 (22.1)	4.3 (28.3)	2.8 (16.7)	1.9 (12)	1.6 (9.8)	1.2 (8.2)	0.86 (5.8)	0.68 (4.5)	0.58 (3.7)
12	41,666.7	11,495	10.2 (65.6)	4.5 (27.1)	5.3 (31.9)	3.2 (20.9)	2.2 (13.5)	1.8 (11.5)	1.5 (11)	1 (7)	0.82 (5.2)	0.69 (4.7)
8	62,500	17,700	13.1 (87)	5.6 (33.7)	6.7 (40.2)	4.3 (26.1)	2.9 (18.5)	2.3 (14.2)	1.9 (11.5)	1.3 (8.3)	1.1 (7.6)	0.93 (6.1)
4	125,000	37,689	39.2 (260)	18.6 (118)	19.7 (112)	10.8 (70)	6.6 (43)	4.6 (30.2)	3.5 (22.9)	2.6 (17.5)	2.1 (13)	1.8 (11.9)

Table 9. Effective Resolution (Peak-to-Peak Resolution) vs. Gain and ODR (Bits)

Filter Word (Dec.)	ODR (SPS)	Gain = 0.5	Gain = 1	Gain = 1	Gain = 2	Gain = 4	Gain = 8	Gain = 16	Gain = 32	Gain = 64	Gain = 128
65,532	7.63	24 (24)	24 (24)	24 (24)	24 (24)	24 (23)	24 (22)	24 (21.4)	23.4 (20.7)	22.6 (20)	21.9 (19.2)
50,000	10	24 (24)	24 (24)	24 (24)	24 (23)	24 (22.4)	24 (21.4)	23.8 (21.2)	23.3 (20.5)	22.6 (20)	21.9 (19.1)
25,000	20	24 (22.4)	24 (23)	24 (22.4)	24 (22.4)	24 (22)	24 (21.2)	23.2 (20.7)	22.8 (20.2)	22.1 (19.5)	21.3 (18.7)
10,000	50	24 (22.4)	24 (22.4)	24 (22)	24 (21.7)	23.9 (21.4)	23.3 (20.7)	22.7 (19.9)	22.2 (19.5)	21.5 (18.7)	20.8 (18)
8,332	60	24 (22)	24 (22.4)	24 (22)	24 (21.7)	23.9 (21.4)	23.3 (20.5)	22.5 (19.7)	22 (19.1)	21.4 (18.6)	20.6 (18)
5,000	100	24 (21.7)	24 (21.7)	24 (21.4)	23.9 (21.2)	23.5 (21)	22.8 (20.2)	22.2 (19.5)	21.7 (19)	21 (18.3)	20.2 (17.5)
1,000	500	23.2 (20.5)	23.4 (20.8)	23.1 (20.4)	22.8 (20)	22.4 (19.8)	21.6 (18.8)	21 (18.3)	20.5 (17.8)	19.9 (17.2)	19.2 (16.5)
500	1,000	22.7 (20.1)	22.9 (20.2)	22.6 (20.1)	22.3 (19.5)	21.9 (19.1)	21.2 (18.5)	20.5 (17.9)	20 (17.4)	19.4 (16.9)	18.6 (15.8)
100	5,000	21.5 (19)	21.7 (19)	21.4 (18.8)	21.1 (18.5)	20.7 (18)	20 (17.3)	19.4 (16.7)	18.9 (16.3)	18.1 (15.4)	17.5 (14.9)
80	6,250	21.3 (18.6)	21.6 (19)	21.3 (18.6)	21.1 (18.4)	20.2 (15)	19.9 (17.2)	19.2 (16.4)	18.7 (15.9)	18 (15.2)	17.2 (14.5)
48	10,416.7	21 (18.5)	21.1 (18.6)	20.9 (18.3)	20.7 (18)	20 (17.2)	19.5 (16.9)	18.8 (16.3)	18.3 (15.5)	17.6 (15)	17 (14.3)
40	12,500	20.8 (18.2)	21 (18.4)	20.8 (18.2)	20.5 (17.9)	20 (17.3)	19.3 (16.6)	18.7 (16.1)	18.2 (15.5)	17.5 (14.8)	16.7 (14.1)
20	25,000	20.4 (17.6)	20.5 (17.6)	20.2 (17.6)	20 (17.3)	19.5 (16.9)	18.8 (16.1)	18.1 (15.3)	17.7 (15)	16.9 (14.3)	16.2 (13.5)
16	31,250	20.1 (17.5)	20.4 (17.8)	20.2 (17.4)	19.8 (17.2)	19.4 (16.7)	18.6 (16)	18 (15.2)	17.5 (14.7)	16.8 (14.1)	16 (13.4)
12	41,666.7	19.9 (17.2)	20.1 (17.5)	19.9 (17.3)	19.6 (16.9)	19.1 (16.5)	18.4 (15.7)	17.6 (14.8)	17.2 (14.5)	16.5 (13.9)	15.8 (13)
8	62,500	19.5 (16.8)	19.8 (17.2)	19.5 (16.9)	19.2 (16.5)	18.7 (16)	18.1 (15.4)	17.4 (14.7)	16.9 (14.2)	16.1 (13.3)	15.4 (12.6)
4	125,000	18 (15.2)	18 (15.4)	18 (15.5)	17.8 (15.1)	17.5 (14.8)	17.1 (14.3)	16.4 (13.7)	15.9 (12.9)	15.2 (12.6)	14.34 (11.7)

RMS NOISE AND RESOLUTION

SINC⁵Table 10. RMS Noise (Peak-to-Peak Noise) vs. Gain and ODR (μ V)

Filter Word (Dec.)	ODR (SPS)	f_{3dB} (Hz)	Gain = 0.5	Gain = 1 Precharge	Gain = 1	Gain = 2	Gain = 4	Gain = 8	Gain = 16	Gain = 32	Gain = 64	Gain = 128
256	1,953.13	398.16	1.9 (11.9)	0.81 (5.1)	1 (6.9)	0.59 (3.7)	0.39 (2.5)	0.33 (2.2)	0.26 (1.7)	0.18 (1.2)	0.15 (0.95)	0.12 (0.77)
200	2,500	511.17	2.1 (13.7)	0.9 (5.4)	1.1 (7.2)	0.65 (4.3)	0.47 (2.9)	0.37 (2.3)	0.28 (1.7)	0.2 (1.3)	0.16 (0.95)	0.14 (0.9)
100	5,000	1,022	3 (19.7)	1.2 (8.3)	1.6 (11.6)	0.89 (5.5)	0.65 (4.1)	0.53 (3.4)	0.42 (2.8)	0.29 (2)	0.23 (1.5)	0.2 (1.3)
48	10,416.7	2,143	4.2 (29.8)	1.9 (12.5)	2.2 (14.3)	1.3 (8.8)	0.92 (5.4)	0.75 (4.4)	0.62 (3.8)	0.42 (2.7)	0.34 (2.1)	0.28 (1.8)
16	31,250	6,523	7.5 (47.1)	3.4 (20.3)	4.1 (26.5)	2.3 (14.2)	1.5 (9.8)	1.4 (8)	1.1 (6.3)	0.74 (4.4)	0.59 (3.9)	0.5 (3.3)
12	41,666.7	8,774	8.8 (52.5)	3.8 (26.2)	4.7 (30.1)	2.8 (19.1)	1.9 (12.5)	1.6 (10.7)	1.3 (8.4)	0.89 (5.7)	0.69 (4.3)	0.6 (3.7)
8	62,500	13,313	10.6 (73.9)	4.6 (31.9)	5.8 (34.6)	3.5 (25)	2.3 (15.1)	1.9 (11.4)	1.5 (9.7)	1.1 (6.8)	0.92 (5.7)	0.74 (4.8)
4	125,000	27,618	16.9 (111)	6.7 (44.1)	9 (59.6)	5.4 (36.1)	3.8 (23.5)	3.3 (21.2)	2.7 (17.7)	2 (12.8)	1.5 (10.2)	1.4 (9.4)
2	250,000	51,117	29 (195)	12.3 (77.5)	14.8 (91)	9.2 (56)	6.9 (42.8)	5.9 (39.3)	4.7 (31.2)	3.5 (20.4)	3.2 (20.8)	2.8 (18.6)
1	500,000	102,539	108 (705)	52.3 (367)	54.7 (361)	29.8 (201)	19.5 (121)	15.1 (83.6)	11.2 (72.3)	8.7 (56.5)	7.3 (51.8)	7.2 (46.3)

Table 11. Effective Resolution (Peak-to-Peak Resolution) vs. Gain and ODR (Bits)

Filter Word (Dec.)	ODR (SPS)	Gain = 0.5	Gain = 1 Precharge	Gain = 1	Gain = 2	Gain = 4	Gain = 8	Gain = 16	Gain = 32	Gain = 64	Gain = 128
256	1,953.13	22.3 (19.7)	22.6 (19.9)	22.3 (19.5)	22 (19.4)	21.6 (18.9)	20.8 (18.1)	20.2 (17.5)	19.7 (17)	19 (16.3)	18.3 (15.6)
200	2,500	22.2 (19.5)	22.4 (19.8)	22.1 (19.4)	21.9 (19.1)	21.3 (18.7)	20.7 (18)	20.1 (17.4)	19.6 (17)	18.9 (16.3)	18.1 (15.4)
100	5,000	21.7 (19)	21.9 (19.2)	21.5 (18.7)	21.4 (18.8)	20.9 (18.2)	20.2 (17.5)	19.5 (16.8)	19 (16.3)	18.3 (15.7)	17.6 (14.9)
48	10,416.7	21.2 (18.4)	21.3 (18.6)	21.1 (18.4)	20.9 (18.1)	20.4 (17.8)	19.7 (17.1)	19 (16.3)	18.5 (15.8)	17.8 (15.2)	17.1 (14.4)
16	31,250	20.4 (17.7)	20.5 (17.9)	20.2 (17.5)	20 (17.4)	19.7 (17)	18.8 (16.2)	18.2 (15.6)	17.7 (15.1)	17 (14.3)	16.3 (13.6)
12	41,666.7	20.1 (17.5)	20.3 (17.5)	20 (17.3)	19.8 (17)	19.3 (16.6)	18.6 (15.8)	17.9 (15.2)	17.4 (14.7)	16.8 (14.1)	16 (13.4)
8	62,500	19.8 (17)	20.1 (17.3)	19.7 (17.1)	19.4 (16.6)	19 (16.3)	18.4 (15.7)	17.6 (15)	17.1 (14.5)	16.4 (13.7)	15.7 (12.9)
4	125,000	19.2 (16.5)	19.5 (16.8)	19.1 (16.4)	18.8 (16.1)	18.3 (15.7)	17.5 (14.9)	16.8 (14.1)	16.3 (13.6)	15.6 (12.9)	14.8 (12)
2	250,000	18.4 (15.6)	18.6 (16)	18.4 (15.7)	18 (15.4)	17.5 (14.8)	16.7 (14)	16 (13.3)	15.4 (12.6)	14.6 (11.9)	13.8 (11)
1	500,000	16.5 (13.8)	16.5 (13.7)	16.5 (13.8)	16.4 (13.6)	16 (13.3)	15.3 (12.9)	14.8 (12.1)	14.1 (11.4)	13.4 (10.6)	12.4 (9.7)

POST FILTERS

Table 12. RMS Noise (Peak-to-Peak Noise) vs. Gain and ODR (μ V), Sinc⁵ + Avg Filter, FILTER_FS = 416

Settling Time (ms)	ODR (SPS)	f_{3dB} (Hz)	Gain = 0.5	Gain = 1 Precharge	Gain = 1	Gain = 2	Gain = 4	Gain = 8	Gain = 16	Gain = 32	Gain = 64	Gain = 128
40	25	14.82	0.39 (2.4)	0.18 (0.89)	0.22 (1.2)	0.12 (0.75)	0.082 (0.52)	0.066 (0.37)	0.053 (0.35)	0.038 (0.24)	0.031 (0.2)	0.026 (0.17)
50	20	13.42	0.37 (2.4)	0.17 (0.89)	0.2 (1.2)	0.12 (0.75)	0.076 (0.45)	0.062 (0.36)	0.051 (0.32)	0.036 (0.22)	0.029 (0.18)	0.026 (0.17)
60	16.67	12.84	0.35 (1.8)	0.17 (0.89)	0.2 (1.2)	0.11 (0.6)	0.076 (0.45)	0.06 (0.36)	0.049 (0.3)	0.035 (0.22)	0.029 (0.18)	0.025 (0.17)

Table 13. Effective Resolution (Peak-to-Peak Resolution) vs. Gain and ODR (Bits), Sinc⁵ + Avg Filter, FILTER_FS = 416

Filter Word (Dec.)	ODR (SPS)	Gain = 0.5	Gain = 1 Precharge	Gain = 1	Gain = 2	Gain = 4	Gain = 8	Gain = 16	Gain = 32	Gain = 64	Gain = 128
40	25	24 (22)	24 (22.4)	24 (22)	24 (21.7)	23.9 (21.2)	23.2 (20.7)	22.5 (19.8)	22 (19.3)	21.3 (18.5)	20.5 (17.8)
50	20	24 (22)	24 (22.4)	24 (22)	24 (21.7)	24 (21.4)	23.3 (20.7)	22.6 (19.9)	22 (19.4)	21.4 (18.7)	20.5 (17.8)
60	16.67	24 (22.4)	24 (22.4)	24 (22)	24 (22)	24 (21.4)	23.3 (20.7)	22.6 (20)	22.1 (19.4)	21.4 (18.7)	20.6 (17.8)

RMS NOISE AND RESOLUTION

AVERAGE BY 16 POST FILTER

Table 14. RMS Noise (Peak-to-Peak Noise) vs. Gain and ODR (μV), Sinc⁵ + Avg Filter

Filter Word (Dec.)	ODR (SPS)	f_{3dB} (Hz)	Gain = 0.5	Gain = 1 Precharge	Gain = 1	Gain = 2	Gain = 4	Gain = 8	Gain = 16	Gain = 32	Gain = 64	Gain = 128
1024	30.52	13.52	0.4 (2.4)	0.17 (0.9)	0.2 (0.9)	0.12 (0.75)	0.08 (0.45)	0.063 (0.41)	0.051 (0.32)	0.035 (0.22)	0.028 (0.18)	0.023 (0.15)
624	50.08	22.19	0.48 (3)	0.22 (1.5)	0.25 (1.5)	0.15 (1)	0.1 (0.52)	0.08 (0.45)	0.067 (0.39)	0.044 (0.3)	0.036 (0.22)	0.03 (0.2)
520	60.1	26.62	0.53 (3.6)	0.23 (1.5)	0.27 (1.5)	0.16 (1.2)	0.11 (0.67)	0.087 (0.56)	0.071 (0.47)	0.048 (0.29)	0.039 (0.24)	0.032 (0.2)
312	100.16	44.37	0.66 (4.2)	0.29 (1.8)	0.35 (2.4)	0.2 (1.2)	0.14 (0.97)	0.11 (0.71)	0.093 (0.52)	0.061 (0.37)	0.053 (0.32)	0.041 (0.26)
124	252.02	111.64	1 (6.6)	0.46 (3)	0.53 (3.3)	0.33 (2.1)	0.22 (1.3)	0.18 (1.1)	0.14 (0.89)	0.1 (0.62)	0.08 (0.51)	0.067 (0.44)
64	488.28	216.31	1.4 (8.9)	0.6 (3.9)	0.74 (5.1)	0.45 (2.5)	0.3 (1.9)	0.25 (1.7)	0.19 (1.3)	0.13 (0.83)	0.11 (0.68)	0.092 (0.61)
32	976.56	432.62	2 (13.1)	0.9 (5.4)	1.1 (6.6)	0.62 (3.9)	0.42 (2.8)	0.37 (2.4)	0.28 (1.8)	0.19 (1.3)	0.15 (1)	0.13 (0.81)
16	1,953.13	865.23	2.8 (19.1)	1.2 (7.2)	1.5 (10.1)	0.88 (5.8)	0.6 (3.8)	0.49 (3.2)	0.39 (2.6)	0.27 (1.8)	0.23 (1.5)	0.18 (1.2)
12	2,604.17	1,154	3.3 (22.1)	1.4 (8.3)	1.7 (11.3)	0.99 (6.4)	0.68 (4.5)	0.57 (3.7)	0.46 (3)	0.32 (1.9)	0.26 (1.7)	0.21 (1.3)
8	3,906.25	1,730	3.9 (22.2)	1.8 (11.9)	2.1 (13.7)	1.2 (8.2)	0.85 (5.7)	0.71 (4.7)	0.57 (3.6)	0.39 (2.5)	0.31 (2.1)	0.26 (1.6)
4	7,812.5	3,461	5.7 (38.1)	2.4 (14.6)	2.9 (18.8)	1.7 (10.4)	1.2 (7.7)	1 (6.6)	0.77 (5.2)	0.53 (3.4)	0.44 (3)	0.36 (2.4)

Table 15. Effective Resolution (Peak-to-Peak Resolution) vs. Gain and ODR (Bits), Sinc⁵ + Avg Filter

Filter Word (Dec.)	ODR (SPS)	Gain = 0.5	Gain = 1 Precharge	Gain = 1	Gain = 2	Gain = 4	Gain = 8	Gain = 16	Gain = 32	Gain = 64	Gain = 128
1024	30.52	24 (22)	24 (22.4)	24 (22.4)	24 (21.7)	23.9 (21.4)	23.2 (20.5)	22.6 (19.9)	22.1 (19.4)	21.4 (18.8)	20.7 (18)
624	50.08	24 (21.7)	24 (21.7)	24 (21.7)	24 (21.2)	23.6 (21.2)	22.9 (20.4)	22.2 (19.6)	21.7 (19)	21 (18.4)	20.3 (17.6)
520	60.1	24 (21.4)	24 (21.7)	24 (21.7)	23.9 (21)	23.5 (20.8)	22.8 (20.1)	22 (19.4)	21.6 (19)	21 (18.3)	20.1 (17.6)
312	100.16	23.9 (21.2)	24 (21.4)	23.8 (21)	23.6 (21)	23.1 (20.3)	22.4 (19.8)	21.7 (19.2)	21.3 (18.7)	20.5 (17.9)	19.8 (17.2)
124	252.02	23.2 (20.5)	23.4 (20.7)	23.2 (20.5)	22.9 (20.2)	22.5 (19.8)	21.8 (19.1)	21.1 (18.4)	20.6 (17.9)	19.9 (17.2)	19.1 (16.4)
64	488.28	22.8 (20.1)	23 (20.3)	22.7 (19.9)	22.4 (19.9)	22 (19.3)	21.3 (18.5)	20.6 (17.9)	20.2 (17.5)	19.5 (16.8)	18.7 (16)
32	976.56	22.2 (19.5)	22.4 (19.8)	22.2 (19.5)	21.9 (19.3)	21.5 (18.7)	20.7 (18)	20.1 (17.4)	19.6 (16.9)	19 (16.2)	18.2 (15.6)
16	1,953.13	21.7 (19)	22 (19.4)	21.7 (18.9)	21.4 (18.7)	21 (18.3)	20.3 (17.6)	19.6 (16.9)	19.2 (16.4)	18.4 (15.7)	17.7 (15)
12	2,604.17	21.5 (18.8)	21.8 (19.2)	21.5 (18.8)	21.3 (18.6)	20.8 (18.1)	20.1 (17.4)	19.4 (16.7)	18.9 (16.3)	18.2 (15.5)	17.5 (14.8)
8	3,906.25	21.3 (18.5)	21.4 (18.7)	21.2 (18.5)	21 (18.2)	20.5 (17.8)	19.7 (17)	19.1 (16.4)	18.6 (15.9)	17.9 (15.2)	17.2 (14.6)
4	7,812.5	20.7 (18)	21 (18.4)	20.7 (18)	20.5 (17.9)	20 (17.3)	19.2 (16.5)	18.6 (15.8)	18.2 (15.5)	17.4 (14.7)	16.7 (14)

FIR FILTER

Table 16. RMS Noise (Peak-to-Peak Noise) vs. Gain and ODR (μV)

Filter Word (Dec.)	ODR (SPS)	f_{3dB} (Hz)	Gain = 0.5	Gain = 1 Precharge	Gain = 1	Gain = 2	Gain = 4	Gain = 8	Gain = 16	Gain = 32	Gain = 64	Gain = 128
128	3,906.25	1,565.93	3.6 (22.7)	1.5 (9.5)	1.9 (12.5)	1.1 (7.7)	0.84 (5.8)	0.67 (4.2)	0.51 (3.1)	0.35 (2.4)	0.28 (1.9)	0.24 (1.39)
64	7,812.5	3,131.87	5.1 (29.2)	2.3 (14.3)	2.6 (15.5)	1.7 (11.6)	1.1 (7.8)	0.91 (5.2)	0.73 (4.4)	0.52 (3.2)	0.4 (2.5)	0.35 (2.3)
32	15,625	6,265.64	7.4 (42.3)	3.2 (20.3)	3.8 (23.5)	2.4 (13.9)	1.6 (10.3)	1.3 (8.2)	1 (6)	0.74 (4.1)	0.59 (3.4)	0.51 (3.4)
16	31,250	12,527.47	10.4 (64.4)	4.5 (27.7)	5.4 (34.3)	3.1 (19.4)	2.3 (15)	1.9 (12)	1.5 (9.1)	1.1 (6.9)	0.85 (5.9)	0.69 (4.6)
8	62,500	25,047.30	15 (90)	6.7 (41.7)	8.2 (56.6)	4.8 (31.4)	3.5 (20.1)	2.8 (17.6)	2.35 (14.7)	1.6 (10.2)	1.3 (8)	1.1 (6.8)
4	125,000	50,125.12	24.2 (157)	10.9 (67)	13 (88.8)	7.6 (48.7)	5.9 (39)	4.9 (28.2)	4.1 (26.1)	3 (20.2)	2.4 (15.9)	2.3 (14.7)

Table 17. Effective Resolution (Peak-to-Peak Resolution) vs. Gain and ODR (Bits)

Filter Word (Dec.)	ODR (SPS)	Gain = 0.5	Gain = 1 Precharge	Gain = 1	Gain = 2	Gain = 4	Gain = 8	Gain = 16	Gain = 32	Gain = 64	Gain = 128
128	3,906.25	21.4 (18.8)	21.6 (19)	21.3 (18.6)	21.1 (18.3)	20.5 (17.7)	19.8 (17.2)	19.2 (16.4)	18.7 (16)	18 (15.1)	17.3 (14.8)
64	7,812.5	20.9 (18.4)	21.1 (18.4)	20.9 (18.3)	20.5 (17.7)	20.1 (17.3)	19.4 (16.9)	18.7 (16.1)	18.2 (15.6)	17.6 (14.9)	16.8 (14)
32	15,625	20.4 (17.9)	20.6 (17.9)	20.3 (17.7)	20 (17.5)	19.6 (16.9)	18.8 (16.2)	18.2 (15.7)	17.7 (15.2)	17 (14.5)	16.2 (13.5)

RMS NOISE AND RESOLUTION

Table 17. Effective Resolution (Peak-to-Peak Resolution) vs. Gain and ODR (Bits) (Continued)

Filter Word (Dec.)	ODR (SPS)	Gain = 1									
		Gain = 0.5	Precharge	Gain = 1	Gain = 2	Gain = 4	Gain = 8	Gain = 16	Gain = 32	Gain = 64	Gain = 128
16	31,250	19.9 (17.2)	20.1 (17.5)	19.8 (17.1)	19.6 (17)	19.1 (16.3)	18.4 (15.7)	17.7 (15.1)	17.2 (14.5)	16.5 (13.7)	15.8 (13)
8	62,500	19.3 (16.8)	19.5 (16.9)	19.2 (16.4)	19 (16.3)	18.4 (15.9)	17.8 (15.1)	17 (14.4)	16.5 (13.9)	15.9 (13.2)	15.1 (12.5)
4	125,000	18.7 (16)	18.8 (16.2)	18.6 (15.8)	18.3 (15.6)	17.7 (15)	17 (14.4)	16.2 (13.2)	15.7 (12.9)	15 (12.3)	14.1 (11.6)

SNR AND THD

Table 18 shows the typical SNR and THD of the AD4170-4 for different gains when using the sinc⁵ and FIR filter. The numbers given are for an ODR of 125 kSPS (FS = 4, MCLK = 16 MHz) with an external 4.096 V reference.

Table 18. SNR and THD vs. Gain (dBFS)

Gain	Sinc ⁵		FIR	
	SNR	THD	SNR	THD
1 precharge	+110	-120	+105.5	-120
1	+109	-120	+105.5	-120
2	+106.6	-121.8	+103.5	-120.9
4	+104.4	-119.5	+100.9	-118.2
8	+99.7	-121.8	+96.2	-120.6
16	+96.1	-117.7	+92.5	-116
32	+92.4	-116.6	+88.7	-114.5
64	+87.4	-113.9	+83.8	-112.7
128	+82.2	-108.5	+78.5	-108.6

THEORY OF OPERATION




Figure 68. Basic Connection Diagram

OVERVIEW

The AD4170-4 is a precision ADC that incorporates a Σ - Δ modulator, buffer, reference, gain stage, and on-chip digital filtering, which is intended for the measurement of wide dynamic range AC and DC signals with bandwidths from DC to 50 kHz. It is a platform solution that can be used in multiple end systems such as pressure, temperature, weigh scales, and vibration measurement applications.

Analog Inputs

The device can have four differential analog inputs, eight pseudodifferential analog inputs, or a combination of differential and pseudodifferential analog inputs. The AD4170-4 uses flexible multiplexing. Therefore, any analog input pin can be selected as a positive input (AINP) and any analog input pin can be selected as a negative input (AINM).

Multiplexer

The on-chip crosspoint multiplexer offers flexibility in terms of the analog input pairs. Diagnostics such as measuring the analog and digital power supply voltages are selected using the multiplexer. The multiplexer also allows absolute voltages on pins to be measured with respect to AVSS which is a valuable diagnostic. The multiplexer is also overvoltage/undervoltage tolerant for analog inputs up to 0.3 V outside AVDD and AVSS.

Reference

The device contains a 2.5 V reference, which has a drift of 15 ppm/°C maximum.

Reference buffers are also included on chip, which can be used with externally applied references.

Programmable Gain Amplifier (PGA)

The analog input signal can be amplified or attenuated using the PGA. The PGA allows gains of 0.5, 1, 2, 4, 8, 16, 32, 64, and 128. The gain = 1 precharge setting bypasses the PGA but continues to use the precharge buffer. Using gain = 1 precharge reduces the analog power supply current. However, the absolute and differential input currents increase.

Burnout Currents

Two burnout currents, which can be programmed to ± 100 nA, ± 2 μ A, or ± 10 μ A, are included on chip to detect the presence of the external sensor.

 Σ - Δ ADC and Filter

The AD4170-4 contains a Σ - Δ modulator followed by a digital filter. The device has the following filter options:

- Sinc⁵
- Sinc³
- Sinc⁵ + Avg
- Post filter
- FIR

Channel Sequencer

The AD4170-4 allows up to 16 channels. The multiplexer selections for these channels can consist of analog inputs, reference inputs, or power supplies such that diagnostic functions, for example, power supply monitoring, can be interleaved with conversions. The sequencer automatically converts all enabled channels. The AD4170-4 accommodates performing multiple conversions on a channel when it is selected. The AD4170-4 also supports adding a delay before commencing conversions on the selected channel as front-end circuitry may require some settling time.

THEORY OF OPERATION

Note that the channel sequencer can be used for all filter types except the FIR filter. When using the FIR filter (default or user-programmed), only one channel can be enabled.

Per Channel Configuration

The AD4170-4 allows up to eight different setups, each setup consisting of a PGA gain, ODR, filter type, reference source, ADC/excitation current chopping, offset register, and gain register. Each channel is then linked to a setup.

Serial Interface

The AD4170-4 has a 4-wire SPI ($\overline{CS}$, SDI, SDO, SCLK). $\overline{CS}$ can be tied low. Therefore, only three pins are required for communication between the ADC and the microprocessor. The on-chip registers are accessed through the serial interface.

Clock

The device has an internal 16 MHz clock. Use either this clock or an external clock, or crystal as the clock source for the device. The internal clock can also be made available on a pin if a clock source is required for external circuitry.

Temperature Sensor

The on-chip temperature sensor monitors the die temperature.

General-Purpose Inputs/Outputs

The AD4170-4 has four general-purpose inputs/outputs. These can be used for driving external circuitry. For example, an external multiplexer can be controlled by these outputs.

Calibration

Both internal offset calibration, and system offset and full-scale calibration are included on chip. Therefore, the user has the option of removing offset errors internal to the device only, or removing the offset or gain errors of the complete end system. The full-scale error for all gains is factory calibrated. Therefore, no further internal full-scale calibrations are required.

Excitation Currents

The device contains four excitation currents that can be set independently to 10 μ A, 50 μ A, 100 μ A, 250 μ A, 500 μ A, 1 mA, or 1.5 mA. The excitation currents can be added by outputting them on the same pin.

Bias Voltage

A bias voltage generator is included on chip. Therefore, signals from thermocouples can be biased suitably. The bias voltage is set to $(AVDD + AVSS)/2$ and can be made available on any analog input pin.

Bridge Power-Down Switches (PDSW)

Two low-side power switches allow the user to power down bridges that are interfaced to the ADC.

DAC

The 12-bit DAC can be used to generate bias voltages, generate voltages to excite sensors, or used as a diagnostic to check the signal chain.

Diagnostics

The AD4170-4 includes numerous diagnostics such as the following:

- ▶ Reference detection
- ▶ Overvoltage/undervoltage detection
- ▶ CRC on SPI communications
- ▶ CRC on the memory map
- ▶ SPI read/write checks

These diagnostics allow a high level of fault coverage in an application.

POWER SUPPLIES

The AD4170-4 operates with an analog power supply voltage from 4.75 V to 5.25 V. The device accepts a digital power supply from 1.7 V to 5.25 V.

The device has two independent power supply pins: AVDD and IOVDD.

- ▶ AVDD is referred to AVSS. AVDD powers the internal analog regulator that supplies the ADC.
- ▶ IOVDD is referred to DGND. This supply sets the interface logic levels on the SPI interface and powers an internal regulator for operation of the digital processing.

Unipolar Analog Supply Operation ($AVSS = DGND$)

When the AD4170-4 is powered from a unipolar analog supply, AVSS and DGND can be shorted together on one single ground plane. With this setup, an external level shifting circuit is required when using truly bipolar inputs to shift the common-mode voltage. Recommended regulators include the [LTC1962EMS8-5](#), which has a low quiescent current.

Bipolar Analog Supply Operation ($AVSS \neq DGND$)

The AD4170-4 can operate with AVSS set to a negative voltage, allowing true bipolar inputs to be applied. This allows a truly fully differential input signal centered around 0 V to be applied to the AD4170-4 without the need for an external level shifting circuit. For example, with a 5 V split supply, AVDD = +2.5 V and AVSS = -2.5

THEORY OF OPERATION

V. In this use case, the AD4170-4 internally level shifts the signals, allowing the digital output to function between DGND (nominally 0 V) and IOVDD.

The maximum difference allowed between AVSS and IOVDD is 6.35 V. Therefore, if AVSS = -2.5 V, IOVDD can equal +3.85 V or less.

DIGITAL COMMUNICATION

The AD4170-4 has a 4-wire SPI interface ($\overline{\text{CS}}$, SDI, SDO, SCLK) that is compatible with QSPI, MICROWIRE, and DSPs. $\overline{\text{CS}}$ can be hardwired low, reducing the SPI connections between the ADC and microprocessor to three. The interface operates in SPI Mode 3. In SPI Mode 3, SCLK idles high, the falling edge of SCLK is the drive edge, and the rising edge of SCLK is the sample edge. This means that data is clocked out on the falling/drive edge and data is clocked in on the rising/sample edge.



Figure 69. SPI Mode 3, SCLK Edges

See the [Digital Interface](#) section for more details.

CONFIGURATION OVERVIEW

After power on or reset, the AD4170-4 default configuration is as follows:

- ▶ Channel: Channel 0 is enabled, AIN0 is selected as the positive input, and AIN1 is selected as the negative input. Setup 0 is selected.
- ▶ Setup: reference precharge buffers are enabled, the gain is set to 1, and the internal reference is enabled and selected as the reference source.
- ▶ ADC control: the AD4170-4 is in continuous conversion mode, and the internal oscillator is enabled and selected as the main clock source.

Note that only a few of the register setting options are shown; this list is just an example. For full register information, see the [On-chip Register Map](#) section.

Table 19. CHANNEL_SETUP0 Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x81	CHANNEL_SETUP0	[15:8]	REPEAT_N								0x0000	R/W
0x80		[7:0]	RESERVED		DELAY_N		RESERVED		SETUP_N			

Table 20. CHANNEL_MAP0 Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x83	CHANNEL_MAP0	[15:8]		RESERVED				AINP_N			0x0001	R/W
0x82		[7:0]		RESERVED				AINM_N				

A suggested flow for changing the ADC configuration is as follows:

- ▶ Channel configuration: select AINP and AINM for each channel. Select one of the eight allowable setups for each channel.
- ▶ Setup: for each setup being used, select the filter type, ODR, gain, reference source, and polarity.
- ▶ Diagnostics: enable SPI CRC, enable overvoltage/undervoltage checks on AINP and AINM, and reference detect.
- ▶ ADC control: select ADC operating mode and main clock source.

Channel/Sequencer Slot Configuration

The AD4170-4 has 16 channel selections or sequencer slots, and eight independent setups. The user can select any of the analog input pairs on any channel, as well as any of the eight setups for any channel/sequencer slot, giving the user full flexibility in the channel configuration. This also allows per channel configuration when using all four differential inputs or eight pseudodifferential inputs because each channel can have its own dedicated setup.

Along with the analog inputs, signals such as the power supply or reference can also be used as multiplexer inputs. They are routed to the multiplexer internally when selected. This allows diagnostics to be interleaved with conversions.

Channel Registers

Use the CHANNEL_MAPn registers to select the positive analog input or the negative analog input for that channel. Use the CHANNEL_SETUPn registers to assign one of the eight available setups to the channel, to set the number of conversions to be performed on the channel each time it is selected, and also to set the delay required before performing conversions on the channel when it is selected.

Channels are enabled using the CHANNEL_EN register.

When the AD4170-4 is operating with more than one channel enabled, the channel sequencer cycles through the enabled channels in sequential order, from Channel 0 to Channel 15. If a channel is disabled, it is skipped by the sequencer. Channel 0 must always be used when more than one channel is enabled. Details of the channel registers for Channel 0 are shown in [Table 19](#) and [Table 20](#). The CHANNEL_EN register is shown in [Table 21](#).

THEORY OF OPERATION

Table 21. CHANNEL_EN Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x79	CHANNEL_EN	[15:8]	CH_15	CH_14	CH_13	CH_12	CH_11	CH_10	CH_9	CH_8
0x78	N	[7:0]	CH_7	CH_6	CH_5	CH_4	CH_3	CH_2	CH_1	CH_0

THEORY OF OPERATION

ADC Setups

The AD4170-4 has eight independent setups. Each setup consists of the following six registers:

- Miscellaneous (MISC) register
- Analog front end (AFE) register
- Filter (FILTER) register
- FILTER_FS register
- Offset register (OFFSET)

► Gain register (GAIN)

For example, Setup 0 consists of registers MISC0, AFE0, FILTER0, FILTER_FS0, OFFSET0, and GAIN0. [Figure 70](#) shows the grouping of these registers. The setup is selectable from the CHANNEL_SETUPn registers detailed in the [Channel/Sequencer Slot Configuration](#) section. This allows each channel to be assigned to one of eight separate setups. [Table 22](#) through [Table 27](#) show the registers that are associated with Setup 0. This structure is repeated for Setup 1 to Setup 7.




Figure 70. Setup Structure

073

THEORY OF OPERATION

Miscellaneous (MISC) Registers

The miscellaneous registers allow the user to select multiplexer chopping or AC excitation, excitation current chopping, and enable/disable the burnout currents. With multiplexer chopping, the analog input pair are continuously swapped and a conversion is generated for each phase. The two conversions are then averaged which minimizes offset and offset drift. AC excitation allows chop-

ping of the complete signal chain in an application. Therefore, the system offset and offset drift is minimized. AC excitation is useful for bridge type designs. Chopping/swapping of the excitation currents removes any mismatch of the excitation currents. This is useful in 3-wire RTDs where well-matched excitation currents are required to minimize any error due to lead resistance.

Analog Front End (AFE) Registers

The AFE registers allow the user to configure the reference buffers, select the reference source, and set the gain and the polarity.

Table 22. MISC0 Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0xC1	MISC0	[15:8]	CHOP_IEXC		RESERVED				CHOP_ADC		0x0000	R/W
0xC0		[7:0]	RESERVED						BURNOUT			

Table 23. AFE0 Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0xC3	AFE0	[15:8]	RESERVED				REF_BUF_M		REF_BUF_P		0x0050	R/W
0xC2		[7:0]	RESERVED	REF_SELECT		BIPOLAR	PGA_GAIN					

Table 24. FILTER0 Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0xC5	FILTER0	[15:8]	RESERVED							0x0000	R/W	
0xC4		[7:0]	POST FILTER SEL				FILTER TYPE					

Table 25. FILTER_FS0 Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0xC7	FILTER_FS0	[15:8]	FS[15:8]								0x0004	R/W
0xC6		[7:0]	FS[7:0]									

Table 26. OFFSET0 Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0xCA	OFFSET0	[23:16]	OFFSET[23:16]								0x000000	R/W
0xC9		[15:8]	OFFSET[15:8]									
0xC8		[7:0]	OFFSET[7:0]									

Table 27. GAIN0 Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0xCD	GAIN0	[23:16]	GAIN[23:16]								0x555555	R/W
0xCC		[15:8]	GAIN[15:8]									
0xCB		[7:0]	GAIN[7:0]									

THEORY OF OPERATION

Filter Registers

The filter registers select which sinc digital filter is used at the output of the ADC modulator. The filter type is selected by setting the bits in this register.

Note that the FIR filter is selected using the MODE bits in the ADC_CTRL register.

For more information, see the [Digital Filter](#) section.

FILTER_FS Registers

The FILTER_FS registers select the ODR. For more information, see the [Digital Filter](#) section.

Offset Registers

The offset registers hold the offset calibration coefficient for the ADC. The power-on reset value of an offset register is 0x000000. The offset registers are 24-bit read/write registers. The power-on reset value is automatically overwritten if an internal or system zero-scale calibration is initiated by the user or if the offset registers are written to by the user.

Gain Registers

The gain registers are 24-bit registers that hold the gain calibration coefficient for the ADC. The gain registers are read/write registers. The default value is automatically overwritten if a system full-scale calibration is initiated by the user. For more information on calibration, see the [Calibration](#) section.

Diagnostics

The ERROR_EN register and INTERFACE_CONFIG_C register enable and disable the numerous diagnostics on the AD4170-4. Diagnostics include the following:

- SPI read and write checks, which ensure that only valid registers are accessed

- SCLK counter, which ensures that the correct number of SCLK pulses are used
- SPI CRC
- Memory map CRC
- LDO checks
- Overvoltage/undervoltage detection on the analog inputs and reference inputs
- Reference detect

SPI CRC is enabled using the INTERFACE_CONFIG_C while the remaining diagnostics are enabled using the ERROR_EN register. When a diagnostic is enabled, the corresponding flag is contained in the ERROR register. The INTERFACE_STATUS_A register indicates errors that occur on the SPI. By setting Bit SPI_ERR_EN in the ERROR_EN register, any SPI errors set Bit SPI_ERR in the ERROR register. INTERFACE_STATUS_A can then be read to get more detail on the error. All enabled flags in the ERROR register are OR'ed to control the MAIN_ERR_S flag in the STATUS register. Therefore, if an error occurs (for example, the SPI CRC check detects an error), the relevant flag (for example, the SPI_ERR flag) in the ERROR register is set. The MAIN_ERR_S flag in the status register is also set. This is useful when the status bits are appended to conversions. The MAIN_ERR_S bit indicates if an error has occurred. The user can then read the INTERFACE_STATUS_A and ERROR registers for more details on the error source. [Table 28](#) to [Table 31](#) give more detail on the diagnostic registers. See the [Diagnostics](#) for more detail on the diagnostics available.

ADC Control Register

The ADC_CTRL register configures the mode for the digital interface. The mode of operation is also selected, for example, continuous conversion or single conversion. The user can also select the standby and power-down modes, as well as any of the calibration modes.

The details of this register are shown in [Table 32](#).

Table 28. INTERFACE_CONFIG_C Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x10	INTERFACE_CONFIG_C	[7:0]	CRC_ENABLE	STRICT_REGISTER_ACCESS	SEND_STATUS	ACTIVE_INTERFACE_MODE		CRC_ENABLEB			0x27	R/W

Table 29. INTERFACE_STATUS_A Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x11	INTERFACE_STATUS_A	[7:0]	NOT_READY_ERR	RESERVED		CLOCK_COUNTER	CRC_ERR	WRITE_ONLY_REGISTER	REGISTER_PARTIAL_ACCESS_ERR	ADDRESS_INVALID_ERR	0x00	R/W

THEORY OF OPERATION

Table 30. ERROR_EN Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x73	ERROR_EN	[15:8]	RESERVED		DLDO_PSM_ERR_EN	ALDO_PSM_ERR_EN	IOUT3_COMP_ERR_EN	IOUT2_COMP_ERR_EN	IOUT1_COMP_ERR_EN	IOUT0_COMP_ERR_EN	0x0000	R/W
0x72		[7:0]	REF_DIFF_MIN_ERR_EN	REF_OV_UV_ERR_EN	AINM_OV_UV_ERR_EN	AINP_OV_UV_ERR_EN	ADC_CONV_ERR_EN	SPI_ERR_EN	MM_CRC_ERR_EN	ROM_CRC_ERR_EN		

Table 31. ERROR Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x75	ERROR	[15:8]	DEVICE_ERROR	RESERVED	DLDO_PSM_ERR	ALDO_PSM_ERR	IOUT3_COMP_ERR	IOUT2_COMP_ERR	IOUT1_COMP_ERR	IOUT0_COMP_ERR	0x0000	R/W
0x74		[7:0]	REF_DIFF_MIN_ERR	REF_OV_UV_ERR	AINM_OV_UV_ERR	AINP_OV_UV_ERR	ADC_CONV_ERR	SPI_ERR	MM_CRC_ERR	ROM_CRC_ERR		

Table 32. ADC Control Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x71	ADC_CTRL	[15:8]	RESERVED								0x0000	R/W
0x70		[7:0]	MULTI_D ATA_REG SEL	CONT_RE AD_STAT US_EN	CONT_READ		MODE					

Understanding Configuration Flexibility and Sequencer

In [Figure 71](#), [Figure 72](#), and [Figure 73](#), the registers shown in black font are programmed for this configuration. The registers shown in gray font are redundant.

The most straightforward implementation of the AD4170-4 is to use differential inputs with adjacent analog inputs and run all of them with the same setup. For example, the user requires four differential inputs. In this case, the user selects the following differential inputs: AIN1/AIN2, AIN3/AIN4, AIN5/AIN6, and AIN7/AIN8.

Programming the gain and offset registers is optional for any use case. If an internal or system offset, or system full-scale calibration is performed, the gain and offset registers in the setup associated with the selected channel are automatically updated.

An alternative way to implement these four fully differential inputs is by taking advantage of the eight available setups. Motivation for this includes having a different speed, noise, or gain requirement on some of the four differential inputs vs. other inputs, or there may be a specific offset or gain correction for particular channels. [Figure 72](#) shows how each of the differential inputs can use a separate setup, allowing full flexibility in the configuration of each channel.

THEORY OF OPERATION




Figure 71. Four Fully Differential Inputs, All Using a Single Setup (MISC0, AFE0, FILTER0, FILTER_FS0, GAIN0, OFFSET0)




Figure 72. Four Fully Differential Inputs with a Separate Setup per Channel

Figure 73 shows an example of how the channel registers span between the analog input pins and the setup configurations downstream. In this random example, two differential inputs and two single-ended inputs are required. The single-ended inputs are the AIN2/AIN7 and AIN8/AIN7 combinations. The first differential input pair (AIN1/AIN2) uses Setup 0. The two single-ended input pairs (AIN2/AIN7 and AIN8/AIN7) are set up as diagnostics. Therefore, they use a separate setup (Setup 1). The final differential input (AIN3/AIN4) also uses a separate setup, Setup 2. Given that three setups are selected for use, the MISC, AFE, FILTER, and FILTER_FS registers associated with each setup are programmed as required. Optional gain and offset correction can be employed

on a per setup basis by programming the Offset and Gain registers associated with each setup.

In the example shown in Figure 73, Channel CH0 to Channel CH3 are used.

The channels are enabled through the CHANNEL_EN register. When more than one channel is enabled, Channel 0 must always be used. When the AD4170-4 converts, the sequencer transitions in ascending sequential order from the lowest enabled channel to the highest enabled channel. Any unabled channels are bypassed. When a channel is selected, the DELAY programmed for the channel is timed out. This delay allows the external analog circuitry to settle before the ADC begins sampling the analog input. Eight

THEORY OF OPERATION

programmable settings, ranging from 0 to 16384/MOD_CLK, can be set using the DELAY bits in the CHANNEL_SETUPn register. The AD4170-4 then produces conversions, the number of conversions determined by the REPEAT function in the CHANNEL_SETUPn register. REPEAT can have a value from 1 to 255. When the sequence is complete, the AD4170-4 loops back to the beginning of the sequencer if continuous conversion mode is selected. In single conversion mode, the AD4170-4 enters standby mode when the sequence is complete.

Note that the REPEAT function can only be used when all channels share a DATA register (Bit MULTI_DATA_REG_SEL in the ADC_CTRL register is set to 1). When Bit MULTI_DATA_REG_SEL in the ADC_CTRL register is set to 0, each enabled channel has its own DATA register. In this case, $\overline{RDY}$ goes low only when conversions on all enabled channels are complete.




Figure 73. Mixed Differential and Single-Ended Configuration Using Multiple Shared Setups

076

ADC CIRCUIT INFORMATION

ANALOG INPUT CHANNEL

The AD4170-4 uses flexible multiplexing. Therefore, any of the analog input pins, AIN0 to AIN8, can be selected as a positive input or a negative input. This feature allows the user to perform diagnostics such as checking that pins are connected. It also simplifies printed circuit board (PCB) design.




Figure 74. Analog Input Multiplexer Circuit

The channels are configured using the AINP[5:0] bits and the AINM[5:0] bits in the CHANNEL_MAPn registers (see Table 102). The device can be configured to have four differential inputs, eight pseudodifferential inputs, or a combination of both. When using differential inputs, use adjacent analog input pins to form the input pair. Using adjacent pins minimizes any mismatch between the channels on the PCB.

For gain = 1 precharge, the PGA is bypassed but a precharge buffer is used to reduce the drive requirements of the external circuitry. For all other gain settings, the PGA along with the precharge buffer is used. Using the PGA leads to lower input currents. Therefore, the input can tolerate higher source impedances and is tailored for direct connection to external resistive type sensors such as strain gages or RTDs.

The absolute input voltage supported on an analog input pin is from AVSS to AVDD. To minimize input current, use an absolute input range between AVSS + 0.1 V and AVDD – 0.1 V.

Overvoltage/Undervoltage Tolerance

The AD4170-4 input network can tolerate voltage excursions on inactive analog inputs which go slightly beyond the power supply voltages, without impacting the accuracy on the analog input pair being converted by the ADC. Currents during overvoltage/undervoltage conditions up to ± 10 mA can typically be tolerated into the inactive analog inputs.

Note that a fault current of ± 10 mA into an analog input likely results in the pin voltage exceeding the absolute maximum rating of (AVDD + 0.3V) or (AVSS – 0.3V). This is acceptable provided an external

resistor or other protection circuitry is capable of limiting the current into the analog input ESD protection diodes to ± 10 mA or less.

External Multiplexer Control

If an external multiplexer is used to increase the channel count, the multiplexer logic pins can be controlled through the AD4170-4 GPIO pins. With the CHAN_TO_GPIO bit in the PIN_MUXING register set to 1, the GPIO pins output the active channel number for the external multiplexer. The timing is controlled by the AD4170-4. Therefore, the channel change is synchronized with the ADC, eliminating any need for external synchronization.

PROGRAMMABLE GAIN AMPLIFIER (PGA)

When the gain stage is enabled (all gains except gain = 1 pre-charge), the output from the multiplexer is applied to the input of the PGA. The presence of the PGA means that signals of small amplitude can be gained within the AD4170-4 and still maintain excellent noise performance. The PGA also includes a gain of 0.5. Therefore, the applied signal can be attenuated by 2 rather than amplified.

The AD4170-4 can be programmed to have a gain of 0.5, 1, 2, 4, 8, 16, 32, 64, or 128 by using the PGA bits in the AFE_n registers (see Table 106). The PGA consists of two stages. For gains less than 16 (except gain = 1 precharge), a single stage is used, whereas for gains greater than eight, both stages are used.

The analog input range is $\pm V_{REF}/\text{gain}$. Therefore, with an external 2.5 V reference, the unipolar ranges are from 0 mV to 19.53 mV to 0 V to 5 V, and the bipolar ranges are from ± 19.53 mV to ± 5 V. For high reference values, for example, $V_{REF} = AVDD$, the analog input range must be limited. The maximum allowed differential analog input range is $\pm (AVDD - 0.65V)/\text{gain}$ while the maximum allowed single-ended analog input range is 0 to $(AVDD - 0.65V)/\text{gain}$.

REFERENCE

The AD4170-4 has an embedded 2.5 V reference with a temperature coefficient of 15 ppm/°C drift maximum. Embedding the reference on the AD4170-4 reduces the number of external components needed in applications such as thermocouples, leading to a reduced PCB size.

The internal reference is enabled by default but can be disabled through the REF_EN bit in the REF_CONTROL register (see Table 116). When the internal reference is enabled, it is available on the REFOUT pin. A 0.1 μ F decoupling capacitor is required on REFOUT when the internal reference is active.

ADC CIRCUIT INFORMATION




Figure 75. Reference Connections

This reference can be used to supply the ADC (by setting the REF_SELECT bits in the AFEn register to 10 binary) or an external reference can be applied. For external references, the ADC has a fully differential input capability for the channel. In addition, the user can select one of two external reference options (REFIN or REFIN2). REFIN2 is available using GPIO0 (REFIN2+) and GPIO1 (REFIN2-). The reference source for the AD4170-4 is selected using the REF_SELECT bits in the AFEn register (see Table 106).

The absolute voltage allowed on the REFIn+ and REFIn- pins is from AVSS – 50 mV to AVDD + 50 mV when the reference buffers are disabled. With the reference buffers enabled or in precharge mode, the buffers are rail to rail. Therefore, the absolute voltage on each reference pin is from AVSS to AVDD. The reference voltage of REFIn+ (REFIn+ – REFIn-) is 2.5 V nominal, but the AD4170-4 is functional with reference voltages from 1 V to AVDD.

In applications where the excitation (voltage or current) for the transducer on the analog input also drives the reference voltage for the devices, the effect of the low frequency noise in the excitation source is removed because the application is ratiometric. If the AD4170-4 is used in nonratiometric applications, use a low noise reference.

The recommended 2.5 V reference voltage sources for the AD4170-4 include the ADR4525 and the LTC6655LN-2.5 which are low noise references. Recommended 4.096 V reference voltage sources to use with the AD4170-4 include the LTC6655LN-4.096 which again is low noise. Note that the reference input provides a high impedance, dynamic load when unbuffered. Because the input impedance of each reference input is dynamic, RC combinations on these inputs can cause DC gain errors if the reference inputs are unbuffered, depending on the output impedance of the source driving the reference inputs.

Reference voltage sources typically have low output impedances. Therefore, these sources are tolerant to having decoupling capacitors on REFIn+ without introducing gain errors in the system. Deriving the reference input voltage across an external resistor means that the reference input sees a significant external source impedance. In this situation, using the reference buffers are required. Figure 76 shows the connections for the ADR4525 and LTC6655LN-2.5 to the AD4170-4. Connections for the LTC6655LN-4.096 to the AD4170-4 are similar.




Figure 76. ADR4525/LTC6655LN-2.5 to AD4170-4 Connections

BIPOLAR/UNIPOLAR CONFIGURATION

The analog input to the AD4170-4 can accept either unipolar or bipolar input voltage ranges, which allows the user to tune the ADC input range to the sensor output range. When a bipolar power supply is used, the device accepts truly bipolar inputs. When a unipolar power supply is used, a bipolar input range does not imply that the device can tolerate negative voltages with respect to system AVSS. Unipolar and bipolar signals on the AINP input are referenced to the voltage on the AINM input. For example, if AINM is 2.5 V and the ADC is configured for unipolar mode with a gain of 1, the input voltage range on the AINP input is 2.5 V to 5 V when $V_{REF} = 2.5$ V and AVDD = 5 V. If the ADC is configured for bipolar mode, the analog input range on the AINP input is 0 V to AVDD. The bipolar/unipolar option is chosen by programming the bipolar bit in the AFEn register.

DATA OUTPUT CODING

When the ADC is configured for unipolar operation, the output code is natural (straight) binary with a zero differential input voltage resulting in a code of 00 ... 00, a midscale voltage resulting in a code of 100 ... 000, and a full-scale input voltage resulting in a code of 111 ... 111. The output code for any analog input voltage can be represented as

$$\text{Code} = (2^N \times A_{IN} \times \text{Gain}) / V_{REF} \quad (3)$$

When the ADC is configured for bipolar operation, the output code is twos complement with a negative full-scale voltage resulting in a code of 100 ... 000, a zero differential input voltage resulting in a code of 000 ... 000, and a positive full-scale input voltage resulting in a code of 011 ... 111.

ADC CIRCUIT INFORMATION




Figure 77. ADC Ideal Transfer Function (FS = full-scale)

Table 33. Output Codes and Ideal Input Voltages (FS = full-scale)

Description	Analog Input	Code (Hex)
FS – 1 LSB	$+V_{REF}/\text{gain} \times (1 - 2^{-N+1})$	0x7FFFFFFF
+1 LSB	$(V_{REF}/\text{gain})/2^{N-1}$	0x000001
Midscale	0	0x000000
–1 LSB	$-(V_{REF}/\text{gain})/2^{N-1}$	0xFFFFF
–FS + 1 LSB	$-V_{REF}/\text{gain} \times (1 - 2^{-N+1})$	0x800001
–FS	$-V_{REF}/\text{gain}$	0x800000

EXCITATION CURRENTS

The AD4170-4 also contains four software configurable, constant current sources that can be programmed to equal 10 μA , 50 μA , 100 μA , 250 μA , 500 μA , 1 mA, or 1.5 mA. These current sources can be used to excite external resistive bridges or RTD sensors. The current sources source currents from AVDD and can be directed to any of the analog input pins or the GPIO pins (see Figure 78).

The pins on which the currents are made available are programmed using the I_OUT_PIN bits in the CURRENT_SOURCEn registers (see Table 122). The magnitude of each current source is individually programmable using the I_OUT_VAL bits in its CURRENT_SOURCEn register. In addition, all currents can be output to the same analog input pin or GPIO pin.

Note that the on-chip reference must be enabled when using the excitation currents.

When using excitation current pairs for applications such as 3-wire RTD where optimum matching is required between the currents, it is best to use pair AB (IOUT0 and IOUT1) or pair CD (IOUT2 and IOUT3). By using these pairs, the excitation current mismatch and mismatch drift is minimized.

To further reduce any error due to excitation current mismatch, the currents can be swapped or chopped. When the CHOP_IEXC bits in the MISCn register are set appropriately, the two currents being used are swapped for each conversion and subsequent

conversions are averaged by the AD4170-4. This swapping or chopping cancels any error due to excitation current mismatch.

The CHOP_IEXC bits can be set to chop currents IOUT0 and IOUT1 (select the AB option), chop currents IOUT2 and IOUT3 (select the CD option), or all currents can be chopped using the CHOP_ABCD option.

The excitation currents require some headroom or output compliance to generate the programmed excitation current value. The output compliance is $AVDD - 1.25\text{ V}$ for the 10 μA to 100 μA currents and is $AVDD - 1.45\text{ V}$ for the higher excitation currents. If the output compliance specification is not met, the excitation current continues to function, but the magnitude of the current is reduced. When Bit IOUTn_COMP_ERR_EN in the ERROR_EN register is set, the magnitude of the excitation current is continuously monitored. If the magnitude is outside specification, Bit IOUTn_COMP_ERR in the ERROR register is set. Write to this bit in the ERROR register to reset it to zero.




Figure 78. Excitation Current and Bias Voltage Connections

BRIDGE POWER-DOWN SWITCH

In bridge applications such as strain gages and load cells, the bridge itself consumes significant current. For example, a 350 Ω load cell requires 14.3 mA of current when excited with a 5 V supply. To reduce the current consumption of the system, the bridge can be disconnected (when it is not being used) using the bridge power-down switch. The AD4170-4 includes two bridge power-down switches. GPIO pins GPIO0 and GPIO1 can be configured as power-down switch0 (PDSW0) and power-down switch1 (PDSW1), respectively. The switches themselves are then controlled through the PDSW bits in the power-down switch register (see Table 90). Each switch can withstand 30 mA of continuous current and it has an on resistance of 14 Ω maximum. When the AD4170-4 is placed in standby mode, the power-down switches are opened by default. To retain control of the switches, set the STB_PDSWn bits in the STANDBY_CTRL register.

ADC CIRCUIT INFORMATION

GENERAL-PURPOSE INPUTS/OUTPUTS (GPIO0 TO GPIO3)

The AD4170-4 has four general-purpose inputs/outputs: GPIO0 to GPIO3. These are configured as general-purpose inputs/outputs using the GPIO_MODE bits in the GPIO_MODE register (see [Table 152](#)). When configured as outputs, the pins can be pulled high or low using the GPIO_OUTPUT_DATA bits in the GPIO_OUTPUT_DATA register (see [Table 154](#)), that is, the value at the pin is determined by the setting of the GPIO_DATn bits. The logic levels for these pins are determined by AVDD rather than by IOVDD. When the GPIO_OUTPUT_DATA register is read, the GPIO_OUTPUT_DATA bits reflect the actual value at the pins. This is useful for short-circuit detection.

The GPIO pins are multifunctional, that is, other features such as the power-down switches, excitation currents can be enabled on these pins also. If multiple functions are enabled at the same time, the priority of functionality is as follows:

1. Power-down switches (which can be enabled on GPIO0 and GPIO1)
2. AC excitation. For 2-pin AC excitation, GPIO2 and GPIO3 provide the driver signals. Therefore, in this case, GPIO0 and GPIO1 can function as power switches. However, for 4-pin AC excitation, the low-side power-down switches cannot be used. Or, inversely, if the power-down switches are used, 4-pin AC excitation cannot be implemented.
3. GPIO_OUTPUT_DATA. Any GPIOs not used as power-down switches or for AC excitation can function as general-purpose output pins.
4. CHANNEL_TO_GPIO. The relevant bits of the current channel in the sequencer are output on any pins not used for functions in 1, 2, and 3 above.

Note that it is possible to enable excitation currents or REFIN2 (GPIO0/GPIO1) on these pins. Therefore, the user needs to review all settings to ensure the pins have the correct function in the application.

BIAS VOLTAGE GENERATOR

A bias voltage generator is included on the AD4170-4 (see [Figure 78](#)). When enabled on an analog input pin, it biases the pin to $(AVDD + AVSS)/2$. This function is useful in unbiased thermocouple applications, as the voltage generated by the thermocouple must be biased around some DC voltage if the ADC operates from a unipolar power supply. The bias voltage generator is controlled using the VBIAS bits in the V_BIAS register (see [Table 118](#)). The power-up time of the bias voltage generator is dependent on the load capacitance. Consult the [Specifications](#) section for more details.

DAC

The AD4170-4 includes a 12-bit DAC which can be used to provide an excitation source for bridge type sensors or as a voltage gener-

ator for diagnostic purposes. The DAC is enabled/disabled using the DAC_ENABLE register. It has two ranges, 0 to V_{REF} and 0 to $2 \times V_{REF}$, the range being selected using the DAC_SPAN register. The DAC uses the internal 2.5 V reference. The DAC is unipolar and accepts input codes from 0 to 4095. However, the output requires some headroom near AVSS. Therefore, the useful input range is code 96 to 4095. For the $2 \times V_{REF}$ range, the maximum output voltage must be limited to $AVDD - 0.25$ V. Care must be taken when AVDD is less than 5.25 V, that is, the maximum code generated needs to be limited to allow for the 250 mV headroom needed.

Data can be written directly to the DAC using the DAC_DATA register. A load DAC function is also available. The LDAC function can be implemented using register settings or using hardware. The software LDAC function is implemented through the SW_LDAC register. Data is loaded from DAC_INPUT_A when Bit SW_LDAC in the SW_LDAC register is set to 1. This bit auto clears when the load operation is completed. Pin DIG_AUX2 can be configured to operate as a hardware LDAC function. The pin must be configured using the DIG_AUX2_CTRL bits in the PIN_MUXING register and the function is then enabled through the HW_LDAC_MASK register. Data is loaded from Register INPUT_DATA_A on the falling edge of LDAC (DIG_AUX2).

Updating the DAC from two separate registers is also supported. This allows the DAC to generate a square-wave output. Using the SW_TOGGLE_TRIGGERS register, the DAC can be updated from DAC_INPUT_A or DAC_INPUT_B using software. Data is loaded from DAC_INPUT_A when Bit SW_TOGGLE is 0 and data is loaded from DAC_INPUT_B when Bit SW_TOGGLE is set to 1. Pin DIG_AUX2 can be used to implement the function in hardware. Setting the HW_LDAC_EN bit in HW_TOGGLE_MASK enables hardware toggling. For hardware toggling, data is loaded from DAC_INPUT_A on the falling LDAC edge and loaded from Register DAC_INPUT_B on the rising LDAC edge.

MULTIPLEXER CHOPPING

The AD4170-4 includes multiplexer chopping (enabled using the CHOP_ADC bits in the MISCn register). With chop enabled (the two bits are set to 01 binary), the ADC offset and offset drift are minimized. When chop is enabled, the analog input pins are continuously swapped. Therefore, with the analog input pins connected in one direction, the settling time of the filter is allowed to elapse until a valid conversion is available. The analog input pins are then inverted and another valid conversion is obtained. Subsequent conversions are then averaged to minimize the offset. This continuous swapping of the analog input pins and the averaging of subsequent conversions means that the offset drift is also minimized. As two conversions are being averaged, the RMS noise improves by $\sqrt{2}$. Therefore, the p-p resolution improves by 0.5 bits approximately.

Note that chopping cannot be used with the FIR filter. Chopping may affect the ODR and settling time. For example, with the sinc³ filter, the ODR is reduced by a factor of three approximately while

ADC CIRCUIT INFORMATION

the settling time is increased by a factor of two approximately when comparing chopping enabled versus chopping disabled. For other filters such as the post filters, chopping has only a small impact on the ODR and settling time. The [Digital Filter](#) section lists the settling times for the different filter types with chop disabled. With chop enabled, the first conversion takes a time of twice this settling time while subsequent conversions occur at the settling time specified for the filter. Chopping also adds first order notches at odd integer multiples of $f_{\text{ADC}}/2$. For example, using the sinc³ filter with an ODR of 50 SPS, notches are placed at 25 Hz, 75 Hz, and 125 Hz.

AC EXCITATION

While Wheatstone bridge type sensors can be excited by a constant DC voltage, AC excitation of the sensor addresses many of the concerns with thermocouple, offset, and drift effects encountered in DC excited applications. In AC excitation, the polarity of the excitation voltage to the bridge is reversed on alternate cycles. The result is the elimination of DC errors at the expense of a more complex system design. [Figure 79](#) outlines the connections for an AC excited bridge application based on the AD4170-4.

The excitation voltage to the bridge must be switched on alternate cycles. The transistors shown in [Figure 79](#) perform the switching of the excitation voltage. These transistors can be discrete matched bipolar or MOS transistors, or a dedicated bridge driver chip, such as the MIC4427 available from Micrel Components, can be used to perform the task.

Since the analog input voltage and the reference voltage (an external reference must be used) are reversed on alternate cycles, the AD4170-4 must be synchronized with this reversing of the excitation voltage. To allow the AD4170-4 to synchronize itself with this switching, it provides the logic control signals for the switching of the excitation voltage. These signals are the nonoverlapping CMOS outputs ACX1/ACX1̄ (available on GPIO2 and GPIO0, respectively) and ACX2/ACX2̄ (available on GPIO3 and GPIO1, respectively). ACX1/ACX1̄ and ACX2/ACX2̄ have a nonoverlap time of 2/MCLK to prevent a short-circuit occurring through the transistors. AC excitation is enabled using the CHOP_ADC bits in the MISCn register. Refer to the [General-Purpose Inputs/Outputs \(GPIO0 to GPIO3\)](#)

section for more detail on the GPIO functionality as the pins are multifunctional with the functions prioritized. [Figure 79](#) shows 4-wire AC excitation with the AD4170-4 providing four logic signals. 2-wire AC excitation can also be used with external inverters needed. This implementation is useful if other functions available through the GPIO pins are needed.

One of the problems encountered with AC excitation is the settling time associated with the analog input signals after the excitation voltage is switched. This is particularly true in applications where there are long lead lengths from the bridge to the AD4170-4. It means that the converter can encounter errors because it is processing signals that are not fully settled. The DELAY register can be used to allow some settling time for the front-end circuitry.

The AD4170-4 also scales the AC excitation switching frequency in accordance with the ODR. This avoids situations where the bridge is switched at an unnecessarily faster rate than the system requires.

The fact that the AD4170-4 can handle reference voltages, which are the same as the excitation voltages, is particularly useful in AC excitation where resistor divider arrangements on the reference input are eliminated.

AC excitation is applied on a per channel basis. If AC excitation is not enabled on certain channels in a sequence, the GPIO pins are controlled by the next highest priority GPIO function. To ensure that a short-circuit condition does not occur, the GPIO pins can be programmed as outputs using the GPIO_MODE register and set high/low using the GPIO_OUTPUT_DATA register to ensure this safe state. If multiple channels are enabled in the sequence, the user must ensure that the logic control signals are at a safe level when the channel is not being converted. For example, the next channel may have AC excitation disabled. Therefore, as above, the GPIO pins can be used to ensure a safe state.

In standby and power-down mode, the ACX pin functionality is disabled. External pull-up and pull-down resistors are needed so the transistors force a safe state.

ADC CIRCUIT INFORMATION

longer. If an external main clock is being used, ensure that it is active before issuing the command to exit standby mode. Do not write to the ADC_CTRL register again until the ADC has powered up and settled.

In power-down mode, all blocks are powered down, including the LDOs. All registers lose their contents, and the digital outputs GPIO0 to GPIO3 are placed in three-state. To prevent accidental entry to power-down mode, the ADC must first be placed into standby mode. If an external main clock is being used, keep it active until the device is placed in power-down mode. Exiting power-down mode requires the pattern of 63 1s and one 0 repeated three times on SDI with $\overline{CS}$ low. The AD4170-4 requires 1.4 ms approximately to power up and settle. After this time, the user can access the on-chip registers.

CALIBRATION

The AD4170-4 provides three calibration modes that can be used to eliminate the offset and gain errors on a per setup basis as follows:

- ▶ Internal zero-scale calibration mode
- ▶ System zero-scale calibration mode
- ▶ System full-scale calibration mode

The internal gain error is factory calibrated. Therefore internal full-scale calibration is not supported on the AD4170-4. Only one channel can be active during calibration. When converting an analog input, the internal ADC conversion result is scaled using the ADC calibration registers before being written to the DATA register.

The default value of the OFFSET register is 0x000000, and the nominal value of the GAIN register is 0x555555. The calibration range of the ADC gain is from $0.4 \times V_{REF}/\text{gain}$ to $1.05 \times V_{REF}/\text{gain}$. See the [Span and Offset Limits](#) section.

The following equations show how the values in the OFFSET and GAIN registers are used within the AD4170-4. Note that the OFFSET register uses twos complement. In unipolar mode, the ideal relationship, that is, not taking into account the ADC gain error and offset error, is as follows:

$$\text{Data} = \left(\frac{0.75 \times V_{IN}}{V_{REF}} \times 2^{23} - \text{OFFSET} \right) \times \frac{\text{GAIN}}{0x400000} \times 2 \quad (4)$$

In bipolar mode, the ideal relationship, that is, not taking into account the ADC gain error and offset error, is as follows:

$$\text{Data} = \left(\frac{0.75 \times V_{IN}}{V_{REF}} \times 2^{23} - \text{OFFSET} \right) \times \frac{\text{GAIN}}{0x400000} \quad (5)$$

To start a calibration, write the relevant value to the mode bits in the ADC_CTRL register. The $\overline{RDY}$ pin (shared with SDO by default but can be output on DIG_AUX1) and the RDYB bit in the status register go high when the calibration initiates. When the calibration

is complete, the contents of the corresponding OFFSET or GAIN register are updated, the RDYB bit in the status register is reset, the $\overline{RDY}$ pin returns low, and the AD4170-4 reverts to idle mode. Note that if the $\overline{RDY}$ pin is shared with SDO, the pin is three-stated when $\overline{CS}$ is high.

During an internal offset calibration, the selected positive analog input pin is disconnected, and it is connected internally to the selected negative analog input pin. For this reason, it is necessary to ensure that the voltage on the selected negative analog input pin does not exceed the allowed limits and is free from excessive noise and interference.

System calibrations expect the system zero-scale (offset) voltage or system full-scale (gain) voltage to be applied to the selected positive and negative pins before initiating the calibration mode. As a result, errors external to the ADC are removed. The system zero-scale calibration must be performed before the system full-scale calibration.

From an operational point of view, treat a calibration like another ADC conversion. Set the system software to monitor the RDYB bit in the status register or the $\overline{RDY}$ pin to determine the end of a calibration through a polling sequence or an interrupt-driven routine.

An internal/system offset calibration and system full-scale calibration requires a time equal to the settling time of the selected filter to be completed.

A calibration can be performed at any ODR. Using lower ODRs results in better calibration accuracy and is accurate for all ODRs. The internal gain error is factory calibrated for all gains. Therefore, if the default value in the GAIN register is not overwritten by a system full-scale calibration or a direct write to the GAIN register, the AD4170-4 automatically applies the appropriate gain coefficient internally when the PGA gain is changed. If a system full-scale calibration has been performed or the GAIN register has been written to, a new calibration is then required for a given channel if the reference source or the gain for that channel is changed.

The AD4170-4 provides the user with access to the on-chip calibration registers, allowing the microprocessor to read the calibration results from the device and to write its own calibration coefficients from prestored values in the electronically erasable programmable read-only memory (EEPROM). A read or write of the OFFSET and GAIN registers can be performed at any time except during an internal or self calibration. The values in the calibration registers are 24 bits wide. The span and offset of the device can also be manipulated using the registers.

SPAN AND OFFSET LIMITS

System calibration can be used to compensate for offset or gain errors in the external circuit and to manipulate the input span and offset of the device. Whenever system calibration is performed, the amount of input offset and span adjustments that can be accommodated is limited. The input span is the difference between the input voltage that corresponds to the positive full-scale code

ADC CIRCUIT INFORMATION

and the input voltage that corresponds to the negative full-scale code. The range of input span achievable with system calibration has a minimum value of $0.8 \times V_{\text{REF}}/\text{gain}$ and a maximum value of $2.1 \times V_{\text{REF}}/\text{gain}$.

The input span and offset adjustment must also account for the limitation on the positive full-scale code voltage ($1.05 \times V_{\text{REF}}/\text{gain}$) and negative full-scale code voltage ($-1.05 \times V_{\text{REF}}/\text{gain}$). Therefore, in determining the limits for system offset (zero scale) and gain (full scale) calibrations, the user must ensure that the offset after adjustment plus the maximum positive span range after adjustment does not exceed $1.05 \times V_{\text{REF}}/\text{gain}$. The amount of offset and span adjustment that can be accommodated depends also on whether the configuration is unipolar or bipolar. This is best illustrated by looking at a few examples.

If the device is used in unipolar mode with a required span of $0.8 \times V_{\text{REF}}/\text{gain}$, the offset range that the system calibration can handle is from $-1.05 \times V_{\text{REF}}/\text{gain}$ to $+0.25 \times V_{\text{REF}}/\text{gain}$. If the device is used in unipolar mode with a required span of $V_{\text{REF}}/\text{gain}$, the offset range that the system calibration can handle is from $-1.05 \times V_{\text{REF}}/\text{gain}$ to $+0.05 \times V_{\text{REF}}/\text{gain}$. Similarly, if the device is used in unipolar mode and required to remove an offset of $0.2 \times V_{\text{REF}}/\text{gain}$, the span range that the system calibration can handle is $0.85 \times V_{\text{REF}}/\text{gain}$.

If the device is used in bipolar mode with a required span of $\pm 0.4 \times V_{\text{REF}}/\text{gain}$, then the offset range that the system calibration can handle is from $-0.65 \times V_{\text{REF}}/\text{gain}$ to $+0.65 \times V_{\text{REF}}/\text{gain}$. If the device is used in bipolar mode with a required span of $\pm V_{\text{REF}}/\text{gain}$, the offset range the system calibration can handle is from $-0.05 \times V_{\text{REF}}/\text{gain}$ to $+0.05 \times V_{\text{REF}}/\text{gain}$. Similarly, if the device is used in bipolar mode and required to remove an offset of $\pm 0.2 \times V_{\text{REF}}/\text{gain}$, the span range that the system calibration can handle is $\pm 0.85 \times V_{\text{REF}}/\text{gain}$.

DIGITAL FILTER

The AD4170-4 offers a great deal of flexibility in the digital filter. The device has several sinc filter options along with an FIR filter. The sinc filters are good for DC inputs, designs requiring low latency, and multiplexed applications. These filters can be selected when using the sequencer. They can also be programmed to provide simultaneous 50 Hz and 60 Hz rejection.

The FILTER_TYPE bits in the FILTER register select between the different sinc filter types. The sinc filter option selected along with the value in the FILTER_FS register affects the ODR, settling time, and 50 Hz and 60 Hz rejection. The following sections describe each sinc filter type, indicating the available ODRs for each filter option. The filter response along with the settling time, and 50 Hz and 60 Hz rejection is also discussed.

The FIR filter is suitable for AC inputs. The FIR filter has low pass-band ripple, quick roll-off and good stop-band attenuation. Therefore, it is the optimum choice for AC inputs. The FIR filter has a long settling time. Therefore, multiplexer chopping (using the MUX_CHOPPING bits) with the FIR filter is not supported on the AD4170-4. When using the FIR filter, a single channel only can be enabled. If multiple channels are enabled, the AD4170-4 acts on the first enabled channel in the sequence only. The FIR filter is selected through the MODE bits in the ADC_CTRL register.

SINC⁵ + AVG FILTER

When the AD4170-4 is powered up, the sinc⁵ + Avg filter is selected by default. The settling time is approximately equal to 1/ODR for slow ODRs but increases to 5/ODR at the high ODRs. Therefore, the conversion time is near constant when converting on a single channel or when converting on several channels at the lower ODRs. This filter gives excellent noise performance over the complete range of ODRs. In Figure 81, the blocks shown in gray are unused.




Figure 81. Sinc⁵ + Avg Filter

Enable the sinc⁵ + Avg filter using the FILTER_TYPE bits in the FILTER register. With this filter, an averaging filter is included after the sinc⁵ filter. The sinc⁵ filter operates at a constant ODR of 125 kSPS. The value written to the FILTER_FS register indicates the amount of averaging to be performed (in the averaging block). Averaging is (FILTER_FS[15:0]/4). The FILTER_FS value can have a value between 4 and 65532 with increasing step size of 4 (the 2 LSBs of the 16-bit word must be set to 0). Therefore, allowable FILTER_FS values are 4, 8, 12, 16, 20,.....65532. At FILTER_FS = 4, the averaging is equal to 1 so the sinc⁵ filter only is used, giving an ODR of 125 kSPS. For higher FILTER_FS values, the averaging block is used.

Output Data Rate and Settling Time, Sinc⁵ + Avg Filter

When continuously converting on a single channel, the output data rate is

$$f_{ADC} = f_{CLK} / (128 \times Avg) \quad (6)$$

where:

f_{ADC} is the ODR.

f_{CLK} is the main clock frequency/clock divide where clock divide refers to the CLOCKDIV bits in the CLOCK_CTRL register.

$Avg = FILTER_FS[15:0]/4$. FILTER_FS[15:0] is the decimal equivalent of the FILTER_FS[15:0] bits in the FILTER_FS register.

When a channel is manually selected by the user, there is an extra delay in the first conversion. The time required (settling time) is equal to

$$t_{SETTLE} = ((4 + Avg) \times 128 + PT) / f_{CLK} \quad (7)$$

where PT = processing time = 96 when $FS = 4$ and 98 for all other FS values.

Table 34 lists sample FILTER_FS[15:0] settings and the corresponding ODRs and settling times.

Table 34. Examples of ODRs and the Corresponding Settling Times (Sinc⁵ + Avg Filter, 16 MHz Clock)

FILTER_FS[15:0]	First Notch (Hz)	ODR (SPS)	Settling Time (ms)
8332	60	60	16.7
10,000	50	50	20.038
4	125,000	125,000	0.046

When a channel change occurs, the modulator and filter are reset. The settling time is allowed to generate the first conversion after the channel change. Subsequent conversions on this channel occur at $1/f_{ADC}$. For slow ODRs, the settling time and $1/f_{ADC}$ time are very similar.




Figure 82. Sinc⁵ + Avg Filter (FILTER_FS ≥ 20)

When the device is converting on a single channel and a step change occurs on the analog input, the ADC does not detect the change and continues to output conversions. If the step change is synchronized with the conversion, one intermediate conversion is output from the ADC for FILTER_FS ≥ 20 (see Figure 83). For FILTER_FS = 4, the filter performs as a sinc⁵ filter. Therefore, there is four intermediate conversions. If the step change is asynchronous to the conversion process, there are up to two intermediate conversions when FILTER_FS ≥ 20 and five intermediate conversions when FILTER_FS = 4.

DIGITAL FILTER




Figure 83. Synchronous Step Change on the Analog Input, Sinc⁵ + Avg Filter (FILTER_FS > 20)

For FS = 8, 12, and 16, the number of intermediate conversions is listed in Table 35.

Table 35. Step Change on Analog Input

FILTER_FS[15:0]	Intermediate Conversions Synchronous	Intermediate Conversions Asynchronous
16	1 to 2	2
12	2	2 to 3
8	2 to 3	3

Sequencer

The description in the [Output Data Rate and Settling Time, Sinc⁵ + Avg Filter](#) section is valid when manually switching channels or when changing operating mode. When multiple channels are enabled, the on-chip sequencer is automatically used. The device automatically sequences between all enabled channels. In this case, the first conversion on the first channel in the sequence takes the complete settling time as listed in Table 34. For all subsequent conversions, the time needed for the first conversion on a channel is the filter settling time (PT = 0). If multiple conversions are read from a channel (REPEAT > 1), the second conversion and subsequent conversions on the selected channel take a time of 1/f_{ADC}.

50 Hz and 60 Hz Rejection, Sinc⁵ + Avg Filter

Figure 84 shows the frequency response when FS[15:0] is set to 10,000. Table 34 lists the corresponding ODR. The sinc⁵ filter places the first notch at

$$f_{\text{NOTCH}} = f_{\text{CLK}}/128 \quad (8)$$

The averaging block places notches at $f_{\text{NOTCH}}/\text{Avg}$ (Avg = Filter_FS/4). Notches are also placed at multiples of this frequency. Therefore, when FS[15:0] is set to 10,000, a notch is placed at 125,000 Hz due to the sinc⁵ filter, and notches are placed at 50 Hz and multiples of 50 Hz due to the averaging.

The notch at 50 Hz is a first-order notch. Therefore, the notch is not wide. This means that the rejection at 50 Hz exactly is good, assuming a stable main clock. However, in a band of 50 Hz ± 0.5 Hz, the rejection degrades significantly. The rejection at 50 Hz ± 0.5 Hz is 39.9 dB minimum, assuming a stable clock. Therefore, a good main clock source is recommended when using the sinc⁵+ Avg filter if optimum 50 Hz rejection is required.




Figure 84. 50 Hz Rejection

Figure 85 shows the filter response when FILTER_FS[15:0] is set to 8332. In this case, a notch is placed at 60 Hz and multiples of 60 Hz. The rejection at 60 Hz ± 0.5 Hz is equal to 41.3 dB minimum.




Figure 85. 60 Hz Rejection

Simultaneous 50 Hz/60 Hz rejection is achieved when FILTER_FS[15:0] is set to 50,000. Notches are placed at 10 Hz and multiples of 10 Hz, thereby giving simultaneous 50 Hz and 60 Hz rejection. The rejection at 50 Hz ± 0.5 Hz and 60 Hz ± 0.5 Hz is 39.9 dB typically.

DIGITAL FILTER





Figure 86. Simultaneous 50 Hz and 60 Hz Rejection

SINC⁵ FILTER

The filter is selected using the FILTER_TYPE bits in the FILTER register. This filter supports high ODRs, that is, from 1,953 SPS to 500,000 SPS. This filter is useful at high ODRs as a higher order sinc filter suppresses high frequency noise better than a sinc³ filter, leading to better SNR and better peak-peak resolution. This filter has good noise performance and moderate settling time. Note that this filter option does not support 50 Hz and 60 Hz rejection. In Figure 87, the blocks shown in gray are unused.

Figure 87. Sinc⁵ FilterSinc⁵ Output Data Rate and Settling Time

The ODR (the rate at which conversions are available on a single channel when the ADC is continuously converting) equals

$$f_{ADC} = f_{CLK} / (32 \times \text{Filter_FS}[8:0]) \quad (9)$$

where:

f_{ADC} is the ODR.

f_{CLK} is the main clock frequency/clock divide where clock divide refers to the CLOCKDIV bits in the CLOCK_CTRL register.

$\text{Filter_FS}[8:0]$ is the decimal equivalent of the FILTER_FS[8:0] bits in the FILTER register. $\text{Filter_FS}[8:0]$ can have a value of 1, 2, 4, 8, 12, 16, 20, 24.....256. For FILTER_FS values greater than 2, the 2 LSBs of the 16-bit word must be set to 0.

When a channel is manually selected by the user or there is an operating mode change, there is an extra delay in the first conversion. The time required (settling time) when using the sinc⁵ filter is equal to

$$t_{SETTLE} = (5 \times 32 \times \text{Filter_FS}[8:0] + PT) / f_{CLK} \quad (10)$$

where:

PT = processing time equals.

$\text{Filter_FS}[8:0] = 1$: 98 (this includes processing time and a delay equivalent to setting the DELAY bits in the CHANNEL_SETUPn register to 1).

$\text{Filter_FS}[8:0] = 2$: 114 (this includes processing time and a delay equivalent to setting the DELAY bits in the CHANNEL_SETUPn register to 1).


$\text{Filter_FS}[8:0] > 2$: 96 (the internal logic does not add any extra delay beyond the processing time).

Table 36 gives some examples of FILTER_FS[8:0] settings and the corresponding ODRs and settling times.

Table 36. Examples of ODRs and the Corresponding Settling Times for the Sinc⁵ Filter (16 MHz Clock)

FILTER_FS[15:0]	ODR (SPS)	Settling Time (ms)
256	1953.125	2.566
4	125,000	0.046
2	250,000	0.027
1	500,000	0.016

When a channel change occurs, the modulator and filter are reset. The complete settling time is allowed to generate the first conversion after the channel change (see Figure 88). Subsequent conversions on this channel are available at $1/f_{ADC}$.

Figure 88. Sinc⁵ Channel Change

When conversions are performed on a single channel and a step change occurs, the ADC does not detect the change in the analog input. Therefore, it continues to output conversions at the programmed ODR. However, it is at least five conversions later before the output data accurately reflects the analog input. If the step change occurs while the ADC is processing a conversion, the ADC takes six conversions after the step change to generate a fully settled result.




Figure 89. Asynchronous Step Change in the Analog Input

Sequencer

The description in the Sinc⁵ Output Data Rate and Settling Time section is valid when manually switching channels, for example,

DIGITAL FILTER

writing to the device to change channels. When multiple channels are enabled, the on-chip sequencer is automatically used. The device automatically sequences between all enabled channels.

In this case, the first conversion on the first channel in the sequence takes the complete settling time as listed in Table 36. For all subsequent conversions, the time needed for the first conversion on a channel is the filter settling time ($PT = 0$) when $FILTER_FS > 2$.

For $FILTER_FS[8:0] = 1$ or 2 , a time equivalent to setting the $DELAY$ bits in the $CHANNEL_SETUPn$ register to 1 is allowed in addition to the filter settling time. Therefore, the conversion time equals t_{SETTLE} , but PT reduces to 64 .

If $REPEAT$ is greater than 1 when using the sequencer, the second conversion and subsequent conversions on the selected channel take a time of $1/f_{ADC}$.

Sinc⁵ 50 Hz and 60 Hz Rejection

The sinc⁵ filter does not support 50 Hz and 60 Hz rejection because this filter can be used at the higher ODRs only on this ADC.

SINC³ FILTER

A sinc³ filter is also available on the AD4170-4. The filter is selected using the $FILTER_TYPE$ bits in the $FILTER$ register. This filter has good noise performance, moderate settling time, and good 50 Hz and 60 Hz (± 1 Hz) rejection. In Figure 90, the blocks shown in gray are unused.




Figure 90. Sinc³ Filter

Sinc³ Output Data Rate and Settling Time

The ODR (the rate at which conversions are available on a single channel when the ADC is continuously converting) equals

$$f_{ADC} = f_{CLK} / (32 \times Filter_FS[15:0]) \quad (11)$$

where:

f_{ADC} is the ODR.

f_{CLK} is the main clock frequency/clock divide where clock divide refers to the $CLOCKDIV$ bits in the $CLOCK_CTRL$ register.

$Filter_FS[15:0]$ is the decimal equivalent of the $FILTER_FS[15:0]$ bits in the $FILTER$ register. $FILTER_FS[15:0]$ can have a value of 4, 8, 12, 16, 20, ..., 65532 (the 2 LSBs of the 16-bit word must be set to 0).

The ODR can be programmed from 7.6 SPS to 125,000 SPS.

The settling time when using the sinc³ filter is equal to

$$t_{SETTLE} = (3 \times 32 \times Filter_FS[15:0] + PT) / f_{CLK} \quad (12)$$

where PT = processing time = 92.

Table 37 gives some examples of $FILTER_FS[15:0]$ settings and the corresponding ODRs and settling times.

Table 37. Examples of ODRs and the Corresponding Settling Times for the Sinc³ Filter (16 MHz Clock)

$FILTER_FS[15:0]$	ODR (SPS)	Settling Time (ms)
8332	60	50
10,000	50	60.01
4	125,000	0.03

When a channel change occurs, the modulator and filter are reset. The complete settling time is allowed to generate the first conversion after the channel change (see Figure 91). Subsequent conversions on this channel are available at $1/f_{ADC}$.




Figure 91. Sinc³ Channel Change

When conversions are performed on a single channel and a step change occurs, the ADC does not detect the change in the analog input. Therefore, it continues to output conversions at the programmed ODR. However, it is at least three conversions later before the output data accurately reflects the analog input. If the step change occurs while the ADC is processing a conversion, the ADC takes four conversions after the step change to generate a fully settled result.




Figure 92. Asynchronous Step Change in the Analog Input

Sequencer

The description in the Sinc³ Output Data Rate and Settling Time section is valid when manually switching channels or changing mode. When multiple channels are enabled, the on-chip sequencer is automatically used. The device automatically sequences between all enabled channels. In this case, the first conversion on the first channel in the sequence takes the complete settling time as listed in Table 37. For all subsequent conversions, the time needed for the first conversion on a channel is the filter settling time ($PT = 0$).

If $REPEAT$ is greater than 1 when using the sequencer, the second conversion and subsequent conversions on the selected channel take a time of $1/f_{ADC}$.

DIGITAL FILTER

Sinc³ 50 Hz and 60 Hz Rejection

Figure 93 shows the frequency response of the sinc³ filter when the ODR is programmed to 50 SPS. The sinc³ filter gives 50 Hz $\pm$ 1 Hz rejection of 95 dB minimum for a stable main clock.




Figure 93. Sinc³ Filter Response (50 SPS ODR)

Figure 94 shows the frequency response of the sinc³ filter when the ODR is programmed to 60 SPS. The sinc³ filter has rejection of 95 dB minimum at 60 Hz $\pm$ 1 Hz, assuming a stable main clock.




Figure 94. Sinc³ Filter Response (60 SPS ODR)

When the output data rate is 10 SPS, simultaneous 50 Hz and 60 Hz rejection is obtained. The sinc³ filter has rejection of 100 dB minimum at 50 Hz $\pm$ 1 Hz and 60 Hz $\pm$ 1 Hz (see Figure 95).




Figure 95. Sinc³ Filter Response (10 SPS ODR)

POST FILTERS

The 40 ms, 50 ms, and 60 ms post filters provide rejection of 50 Hz and 60 Hz simultaneously and allow the user to trade off settling time and rejection. These filters can operate up to 25 SPS or can reject up to 89 dB of 50 Hz $\pm$ 1 Hz and 60 Hz $\pm$ 1 Hz interference. These filters are realized by post filtering the output of the sinc⁵ + Avg filter. Note that the sinc³ or sinc⁵ + Avg filter can be used before the post filters. However, the sinc⁵ + Avg filter is recommended as both options give similar noise performance, but the sinc⁵ + Avg filter gives lower settling time. The sinc filter must have an ODR close to 1200 SPS to obtain 50 Hz and 60 Hz rejection (FILTER_FS = 416 when 16 MHz main clock used). The filters can be used with other FILTER_FS values, but the notches are no longer at 50 Hz and 60 Hz. With the average by 16 post filter option, the settling time is close to the inverse of the first filter notch. Therefore, the filter allows rejection of 50 Hz or 60 Hz at an ODR close to 1/50 Hz and 1/60 Hz. The FILTER_FS bits in the FILTER_FS register are used to vary the notch position. It is recommended to use the sinc⁵ + Avg filter before the average by 16 option as it gives lower settling time than the sinc³ filter, and the performance is similar for both options. Note that the sinc⁵ + Avg filter itself also supports 50 Hz or 60 Hz with an ODR at 1/50 Hz or 1/60 Hz. The post filter to use is selected using the POST_FILTER_SEL bits in the FILTER_TYPE register. In Figure 96, the blocks shown in gray are unused.




Figure 96. Post Filters

Table 38 and Table 39 show the ODRs with the accompanying settling times and the rejection.

When continuously converting on a single channel, the first conversion requires a time of t_{SETTLE} . Subsequent conversions occur at

DIGITAL FILTER

$1/f_{\text{ADC}}$. When multiple channels are enabled (either manually or using the sequencer), the settling time is required to generate the first valid conversion on each channel when it is enabled. If multiple conversions are being performed when the channel is enabled, the second conversion and subsequent conversions occur at $1/f_{\text{ADC}}$. Allowable FILTER_FS values are from 4, 8, 12.... 1024 (the 2 LSBs must be set to 0).

Table 38. AD4170-4 Post Filters: ODR, Settling Time (t_{SETTLE}), and Rejection

Conversion Time (ms)	ODR (SPS)	$f_{3\text{dB}}$ (Hz)	t_{SETTLE} (ms)	Simultaneous Rejection of 50 Hz $\pm$ 1 Hz and 60 Hz $\pm$ 1 Hz (dB) ¹
40	25.04	15.14	39.98	62
50	20.03	13.4	49.96	85
60	16.69	12.82	59.94	89

¹ Stable main clock used.

Table 39. AD4170-4 Average by 16 Post Filter: ODR, Settling Time (t_{SETTLE}), and Rejection, Sinc⁵ + Avg Filter

FILTER_FS	ODR (SPS)	$f_{3\text{dB}}$ (Hz)	t_{SETTLE} (ms)	Rejection of 50 Hz $\pm$ 0.5 Hz and 60 Hz $\pm$ 0.5 Hz ¹
520	60.1	26.57	16.68	40 (60 Hz only)
624	50.1	22.14	20.01	38 (50 Hz only)

¹ Stable main clock used.




Figure 97. DC to 600 Hz, 20 SPS ODR, 50 ms Conversion Time Post Filter




Figure 98. Zoom in 40 Hz to 70 Hz, 20 SPS ODR, 50 ms Conversion Time Post Filter




Figure 99. DC to 600 Hz, 16.667 SPS ODR, 60 ms Conversion Time Post Filter




Figure 100. Zoom in 40 Hz to 70 Hz, 20 SPS ODR, 60 ms Conversion Time Post Filter

FIR FILTER

For AC applications where low pass-band ripple, steep roll-off, and good stop-band attenuation are needed, the FIR filter is recom-

DIGITAL FILTER

mended. Applications requiring good AC performance are single channel rather than multiplexed. Therefore, the FIR filter cannot be used in conjunction with the sequencer. When the FIR filter is selected, a single channel only can be enabled. If multiple channels are enabled, the AD4170-4 selects the lowest numbered enabled channel. Along with the default filter, the user can program their own filter. The AD4170-4 supports symmetric and antisymmetric FIR filters with an odd or even number of coefficients. User-defined FIR filters with asymmetric coefficients is also supported. The FIR filter is enabled using the MODE bits in the ADC_CTRL register. The FIR filter type is selected through the FIR_MODE bits in the FIR_CONTROL register. Note that the FILTER_TYPE bits in the FILTER register are not relevant when using the FIR filter. The FILTER_FS bits select the decimation factor.

Default FIR Filter

The default FIR has a low ripple pass band, within ± 0.005 dB of ripple, from DC to $0.4 \times \text{ODR}$. This filter has a full attenuation at $0.499 \times \text{ODR}$ (Nyquist), maximizing anti-alias protection. The stop-band attenuation is 105 dB from Nyquist to f_{CHOP} . For more information on anti-aliasing and f_{CHOP} aliasing, see the [Anti-Aliasing Filtering](#) section.

The FIR filter is a very high order digital filter with a group delay of approximately $34/\text{ODR}$. The ODR (the rate at which conversions are available on a single channel when the ADC is continuously converting) equals

$$f_{\text{ADC}} = f_{\text{CLK}} / (32 \times \text{Filter_FS}[8:0]) \quad (13)$$

where:

f_{ADC} is the ODR.

f_{CLK} is the main clock frequency/clock divide where clock divide refers to the CLOCKDIV bits in the CLOCK_CTRL register. $\text{Filter_FS}[8:0]$ is the decimal equivalent of the FILTER_FS[8:0] bits in the FILTER register. $\text{FILTER_FS}[8:0]$ can have a value of 4, 8, 16.... It increases in powers of 2 from 4 to 128.

The settling time for the FIR filter is equal to

$$t_{\text{SETTLE}} = 68/f_{\text{ADC}} + \text{Processing Time}/f_{\text{CLK}} \quad (14)$$

where $\text{Processing Time} = 317$ for $\text{FILTER_FS} = 4$ and it doubles approximately for each increase in the FILTER_FS value. Therefore, for $\text{FILTER_FS} = 16$, the processing time is approximately $317 \times 4 = 1268$.

[Table 40](#) gives some examples of $\text{FILTER_FS}[8:0]$ settings and the corresponding ODRs and settling times

Table 40. Examples of ODRs and the Corresponding Settling Times for the FIR Filter (16 MHz Clock Used)

FILTER_FS[8:0]	ODR (SPS)	Settling Time (ms)
64	7,812.5	8.99
16	31,250	2.25
4	125,000	0.5638

When conversions begin on a channel, the modulator and filter are reset. The AD4170-4 produces the first conversion in a time of $(1/f_{\text{ADC}} + \text{Processing Time})$. Subsequent conversions will occur at $1/f_{\text{ADC}}$. Therefore, the AD4170-4 produces conversions that are not fully settled. The SETTLED_FIR bit in the STATUS register indicates when fully settled conversions are available.




Figure 101. FIR Filter Frequency Response




Figure 102. FIR Filter Step Response

User-Programmable FIR Filter

The AD4170-4 offers five programmable FIR options as follows:

- FIR with odd symmetric coefficients. This selects an FIR with an odd number of symmetric coefficients (Order = $2 \times \text{FIR_LENGTH} - 2$).

DIGITAL FILTER

- ▶ FIR with even symmetric coefficients. This selects an FIR with an even number of symmetric coefficients (Order = $2 \times \text{FIR_LENGTH}-1$).
- ▶ FIR with odd antisymmetric coefficients. This selects an FIR with an odd number of antisymmetric coefficients (Order = $2 \times \text{FIR_LENGTH}-2$).
- ▶ FIR with even antisymmetric coefficients. This selects an FIR with an even number of antisymmetric coefficients (Order = $2 \times \text{FIR_LENGTH}-1$).
- ▶ FIR with asymmetric coefficients. This selects an FIR with asymmetric coefficients (Order = $\text{FIR_LENGTH}-1$.) The maximum order of this FIR type is approximately half the size of the other FIR types.

The FIR filter type is selected using the FIR_MODE bits in the FIR_CONTROL register. Up to two sets of FIR coefficients can be held in the ADC. Bits COEFF_SET in the FIR_CONTROL register are used to select the coefficient set to use. When the COEFF_SET bits are set to 0, Coefficient Addresses 0 to $\text{FIR_LENGTH}-1$ are used. When the bits are set to 1, the coefficients are coefficient addresses 72 to $72 + \text{FIR_LENGTH}-1$ are used. The COEFF_SET bits have no effect when using the default FIR filter. The FIR_LENGTH bits are used to set the coefficient number. The maximum allowed value is 72.

To load coefficients into the AD4170-4, follow these steps:

1. Select the address for the coefficient write using Register COEFF_ADDRESS .
2. Write the 24-bit coefficient (two's complement) to Register COEFF_WRITE_DATA .
3. Set the number of coefficients for the FIR filter using the FIR_LENGTH bits.

Note that writing any value into the coefficient memory disables the correct operation of the default internal FIR filter. A reset is required to recover access to the default internal FIR.

To read the coefficients from the AD4170-4, follow these steps:

1. Select the address for the coefficient read using Register COEFF_ADDRESS .
2. Set Bit COEFF_RD_STB in the COEFF_WR_RD_STB register to 1.
3. Read the 24-bit coefficient (two's complement) from Register COEFF_READ_DATA .

Bit COEFF_RD_STB automatically resets to 0 once the read is complete. The ODR (the rate at which conversions are available on a single channel when the ADC is continuously converting) equals

$$f_{\text{ADC}} = f_{\text{CLK}} / (32 \times \text{Filter_FS}[8:0]) \quad (15)$$

where:

f_{ADC} is the ODR.

f_{CLK} is the main clock frequency/clock divide where clock divide refers to the CLOCKDIV bits in the CLOCK_CTRL register.
 $\text{Filter_FS}[8:0]$ is the decimal equivalent of the $\text{FILTER_FS}[8:0]$ bits in the FILTER register. $\text{FILTER_FS}[8:0]$ can have a value of 4, 8, 16.... It increases in powers of 2 from 4 to 128.

Sequencer

When the FIR filter is used, a single channel only can be enabled. Therefore, the sequencer is not relevant when using the FIR filter.

FIR 50 Hz and 60 Hz Rejection

The FIR filter does not support 50 Hz and 60 Hz rejection.

ANTI-ALIASING FILTERING

The AD4170-4 modulator samples on the rising and falling edge of f_{MOD} and outputs data to the digital filter at a rate of f_{MOD} . There is a zero in the frequency response profile of the modulator centered at odd multiples of f_{MOD} , which means that there is no fold back from frequencies at the f_{MOD} rate and at odd multiples of this rate. The fact that there is no fold back from frequencies at the f_{MOD} rate pushes the first unprotected zone of the AD4170-4 out to $2 \times f_{\text{MOD}}$. However, the modulator is open to noise for even multiples of f_{MOD} . There is no attenuation at these zones.

In addition, the AD4170-4 uses a chopping technique in the modulator similar to that of a chopped amplifier to remove offset, offset drift, and $1/f$ noise. The rate of chopping may result in out of band tones being aliased back to the bandwidth of interest. Figure 103 shows the rejection of out of band tones for $f_{\text{CHOP}} = f_{\text{MOD}}/8$, the chop frequency used on the AD4170-4.




Figure 103. Rejection of Out of Band Tones (ADC Only)

The PGA also uses chopping. Figure 104 shows the rejection of out of band tones when the PGA is enabled.

DIGITAL FILTER




Figure 104. Rejection of Out of Band Tones (ADC and PGA)

To protect against out of band tones aliasing back into the bandwidth of interest, an anti-aliasing filter must be used. The filter can be a passive (resistor-capacitor) filter or an active filter. The filter to use depends on the bandwidth of the input signal and the environment of operation. A suitable amplifier for an active filter is the [ADA4945-1](#).

DIGITAL INTERFACE

The AD4170-4 digital interface is used to access the user configuration registers, initiate the ADC conversions, perform diagnostic tests, and read back conversion results. The interface uses 4 wires ($\overline{CS}$, SCLK, SDI, and SDO). The part can also be operated with $\overline{CS}$ hardwired low. The interface is compatible with QSPI™ and MICROWIRE interface standards as well as most digital signal processors (DSPs). For both read and write SPI transactions, data is sampled on the rising edge of SCLK. For all SPI transactions, the most significant bit (MSB) of each byte is shifted first. The SDO line also acts as a data ready signal ($\overline{RDY}$) by default. When data is available to be read from the AD4170-4 device, the SDO line is brought low. Alternatively, a dedicated data ready signal can be brought out on DIG_AUX1. All communication to the AD4170-4 begins with an instruction phase which indicates whether the operation is a read or write operation and which register is being accessed. This is followed by the data phase where the data is written to the ADC (using SDI) or read from the ADC using SDO.

The logic level of the AD4170-4 digital interface is set by the IOVDD voltage and can range from 1.7 V to 5.25 V.

See the [On-chip Register Map](#) section for a detailed description of the addresses and functions of each of the AD4170-4 user configuration registers.

ADC CONVERSION MODES AND ACCESSING CONVERSIONS

By default, the ADC continuously converts using the sinc⁵ + Avg filter (MODE bits in the ADC_CTRL register set to 000b). Setting the MODE bits to b000 supports continuous conversion for all filters except the FIR filter. Each enabled channel has a dedicated data register (Bit MULTI_DATA_REG_SEL in the ADC_CTRL register is set to 0). Register DATA_PER_CHANNELn holds the conversion result for CHANNELn. The RDYB bit in the STATUS register goes low each time a conversion on all enabled channels is complete. If $\overline{CS}$ is low, the SDO line also goes low when conversions on all enabled channels are complete because the $\overline{RDY}$ signal is available on SDO by default. $\overline{RDY}$ can alternatively be output on DIG_AUX1. When per channel data registers are used, STATUS bits cannot be automatically appended to the conversion result. To read each data register, an instruction phase is needed, indicating that the next operation is a read of the data register. $\overline{RDY}$ returns high when the conversion results from the enabled channels have been read.

Enabled channels can also share a data register (Bit MULTI_DATA_REG_SEL in the ADC_CTRL register is set to 1). The RDYB bit in the STATUS register goes low each time a conversion is complete. The $\overline{RDY}$ signal also goes low if $\overline{CS}$ is low or $\overline{RDY}$ is output on DIG_AUX1. When reading the conversions, the 24-bit conversion can be accessed through the DATA_24B register. To read the contents of the STATUS register along with the conversion result, read Register DATA_24B_STATUS. The AD4170-4 also supports 16-bit conversion reads where the 16 MSBs only of the conversion result can be read. The relevant registers are DATA_16B to read

the 16-bit conversion and DATA_16B_STATUS to read the status bits along with the conversion result. When the conversion result is read from the data register, $\overline{RDY}$ goes high.

The user can read the data registers additional times when the data register is shared or when per channel data registers are used, if required. However, the user must ensure that a data register is not being accessed at the completion of the next conversion if the register is to be updated. Otherwise, the new conversion word is lost.

When several channels are enabled, the ADC automatically sequences through the enabled channels. When per channel data registers are used, the user must configure the part for a single conversion on each enabled channel (REPEAT bits in the CHANNEL_SETUP register for the channel set to 0). When the enabled channels share a data register, multiple conversions can be performed on a channel each time it is selected in the sequence (again using the REPEAT bits in the CHANNEL_SETUP register for the channel). When all channels are converted, the sequence starts again with the first channel. The channels are converted in order from lowest enabled channel to highest enabled channel. The appropriate data register is updated as soon as each conversion is available.

Continuous conversion using the FIR filter (default or user-programmed) is enabled by setting the MODE bits to 001b. Note that a single channel only can be used when the FIR filter is selected. If multiple channels are enabled, the ADC selects the lowest order enabled channel.

When the MODE bits in the ADC_CTRL register are set to 100b, the sequence is performed once and the ADC is then placed in standby mode. If one channel only is enabled, a single conversion is performed. This option can be used with all filters except the FIR filter.

Rather than having an instruction phase and a data phase when reading back the conversions, there are two further options to simplify the readback of conversions: continuous read and continuous transmit. Refer to the [Continuous Read](#) section and the [Continuous Transmit](#) section for more details.

CONTINUOUS READ

Continuous read is designed to provide maximum throughput from the ADC. Access to the register map is disabled to allow simple shift register access to the ADC conversion data.

Continuous read is enabled using the CONT_READ bits in the ADC_CTRL register (setting 01b enables continuous read), turning the SPI interface into a simple (duplex) shift register that can only shift out an ADC conversion result while simultaneously checking for an exit command and/or software reset. No instruction phase is required when reading ADC data. Continuous read can only be used when all enabled channels share a data register.

DIGITAL INTERFACE

This interface option only supports read access from the ADC data register plus optionally appended status register and/or CRC. Conversion data is 24-bit wide in this mode. $\overline{CS}$ can be toggled at the end of the read or held permanently low. Taking $\overline{CS}$ high three-states SDO and resets the SPI state. If $\overline{CS}$ is not brought high after performing the ADC read, the LSB of data continues to drive SDO (or revert to $\overline{RDY}$, depending on the DIG_AUX1 configuration).

Continuous read must only be used if the ADC is enabled in a continuous conversion mode. The SDI pin must be kept low or high while in continuous read mode to avoid triggering a software reset. Also, the host must be able to read data at the required throughput rate to avoid aborted transfers. The ongoing data read back is aborted if not completed before the next ADC result is ready.

$\overline{RDY}$ is used to gate SCLK in this mode. $\overline{RDY}$ is set to 0 when a new ADC data result is written into the data register and set to 1 after the ADC data read is completed. Only the first 24 SCLKs (plus the optional status bits plus optional CRC) are acted on by the AD4170-4. Therefore, each ADC result can only be read once. Any additional SCLKs are ignored until $\overline{RDY}$ next goes low.

To exit continuous read, write 0xA5 to the ADC during the first 8 SCLKs of the ADC data read. After sending the command to exit, the remaining bits of the conversion result can be read. A reset can also be used to exit continuous read. Writing a pattern of 63 1s and one 0 three times resets the device. However, the registers are set to the default values.

If CRC is enabled (using the CONT_READ_STATUS_EN bit in the ADC_CTRL register) prior to enabling continuous read, a seed value of 0xA5 is used.

CONTINUOUS TRANSMIT

With the continuous transmit option, data, when available, is automatically transmitted accompanied by the appropriate number

of data clocks (DCLKs). The host does not need to react to an interrupt from $\overline{RDY}$ to retrieve the ADC data, which eases the timing burden on the host. The data clocks are generated from the selected device main clock (with a divide by 1, 2, 4, 8 option through the DCLK_DIVIDE bits in the CLOCK_CTRL register). Continuous transmit mode is enabled by setting the CONT_READ bits in the ADC_CONTROL register to 10b. Continuous transmit can only be used when all enabled channels share a data register.

Similar to continuous read, access to the register map is disabled apart from allowing a write to the CONT_READ bits to exit continuous transmit. Continuous transmit must only be used if the ADC is enabled in a continuous conversion mode. The SDI pin must be kept low while using this mode to avoid triggering a software reset. The SDO line becomes a dedicated ADC Data output. DIG_AUX1 is used to output the $\overline{RDY}$ signal and DIG_AUX2 is configured to output the data clock (DCLK).

This mode uses either a 32-bit or 64-bit data frame depending on the inclusion of CRC (enabled using the CONT_READ_STATUS_EN bit in the ADC_CTRL register). The data frame may include padding bytes of 0x00 (see Table 41 and Table 42). Therefore, only a 32-bit data frame is transferred if CRC is disabled.

$\overline{RDY}$ (available on DIG_AUX1) goes low when a new ADC result is available, as per any other operating mode, and returns high during the last bit of the ADC data (+Status/CRC) transmission, which ends the continuous transmit frame. 32 or 64 DCLKs are output after $\overline{RDY}$ goes low, depending on the chosen output format. Each ADC result is only transmitted once. DCLK idles high between data transmissions. If $\overline{CS}$ is not brought high after the data transmission, the LSB of the last slot continues to drive SDO. Note that taking $\overline{CS}$ high during a transmission aborts the transmission. If $\overline{CS}$ is high when $\overline{RDY}$ goes low, no transmission occurs.

Table 41. Data Transmission Format (32-Bit Data Frame with CRC Disabled or First 32 Bits of a 64-Bit Data Frame)

Byte 1	Byte 2	Byte 3	Byte 4
STATUS or 0x00	ADC_DATA[23:16]	ADC_DATA[15:8]	ADC_DATA[7:0]

Table 42. Data Transmission Format (Second 32 Bits of a 64-Bit Data Frame with CRC Enabled)

Byte 5	Byte 6	Byte 7	Byte 8
STATUS	0x00	0x00	CRC

DIGITAL INTERFACE

SPI FRAME SYNCHRONIZATION

The $\overline{CS}$ pin can be used to frame data during an SPI transaction. A falling edge on $\overline{CS}$ enables the digital interface and initiates an SPI transaction. When writing to the AD4170-4, the data on SDO is latched on rising edges of SCLK. When a read transaction is initiated, it shifts data out on SDO on the falling edges of SCLK. Each SPI transaction consists of at least one instruction phase and data phase, which are described in more detail in the [Instruction Phase](#) section and the [Data Phase](#) section. For all SPI transactions, data is aligned with the most significant bit (MSB) first on a register byte level. Taking $\overline{CS}$ high during an SPI transaction terminates the data transfer and disables the digital interface. [Figure 105](#) and [Figure 106](#) outline the stages of a basic SPI write and read frame, respectively, for the AD4170-4. $\overline{CS}$ can be permanently tied low. To enable synchronization of the SPI between the processor and the AD4170-4, the MSB of the instruction phase is always 0. Therefore, with SDI idling high between data transfers, any SCLK pulses are ignored by the AD4170-4. A 0 on SDI indicates the beginning of an instruction phase.




Figure 105. Basic SPI Write Frame (CRC Error Detection Disabled)




Figure 106. Basic SPI Read Frame (CRC Error Detection Disabled)

[Figure 2](#) and [Figure 3](#) show detailed timing diagrams for performing register reads and writes through the SPI interface (see the [Timing Characteristics](#) section for the timing specifications).

Instruction Phase

Each register access starts with the instruction phase. [Figure 105](#) and [Figure 106](#) show basic read and write operations with $\overline{CS}$ being controlled by the microprocessor. $\overline{CS}$ can be hardwired low also.

The instruction phase consists of a 0 followed by a read/write bit ($R/\overline{W}$) followed by a 14-bit register address. Setting $R/\overline{W}$ low initiates a write instruction (see [Figure 105](#)), whereas setting $R/\overline{W}$ high initiates a read instruction (see [Figure 106](#)). The register address specifies the address of the register to be accessed. The register address is 14-bit in length (14-bit addressing) by default. The 14-bit addressing allows access to the full memory map. When addressing memory locations below Address 0x40, the addressing can be changed to 6-bit (6-bit addressing) with the ADDR_MODE bit in the INTERFACE_CONFIG_B register. 6-bit addressing allows

shorter instruction phases when accessing memory locations up to Address 0x3F (63 decimal). Above that, 14-bit addressing must be selected. A synchronization pattern is output on SDO during the instruction phase for the processor to determine if synchronization is lost. When using 16-bit instructions, the pattern is 0x2645. When the instruction phase is 8-bit, the synchronization pattern is 0x26. The microprocessor must check Bits[14:0] (16-bit instructions) or Bits[6:0] (8-bit instructions) only as the MSB of the pattern may not be captured reliably by the microprocessor. Note that this function can be disabled using the SEND_STATUS bit, in which case 0 is output on SDO.

Data Phase

The data phase immediately follows the instruction phase (as shown in [Figure 106](#) and [Figure 106](#)). The data phase can include the data for a single-byte register or a multibyte register depending on the selected register.

The addressed register contents are updated immediately after the SCLK rising edge, which shifts in the last bit of the register data. For a single-byte register, the last bit is the eighth SCLK rising edge of the data phase. See the [Multibyte Registers](#) section for a description of when multibyte register data is updated.

Data must be written to the AD4170-4 configuration registers in full bytes to ensure they are updated. If the data phase of an SPI write transaction does not include the entire byte of data for the register being updated, the contents of the register are not updated, and the CLOCK_COUNT_ERR bit in the INTERFACE_STATUS_A register is set.

If CRC is enabled, the AD4170-4 registers only update if a valid CRC is received by the device. If the CRC is invalid or is not provided, the target register does not update. See the [Checksum Protection](#) section for information on the CRC feature.

Multibyte Registers

Some AD4170-4 configuration registers consist of multiple bytes of data stored in adjacent addresses and are referred to as multibyte registers. See the [On-chip Register Map](#) section for a list of multibyte registers on the AD4170-4.

When writing to a multibyte register of the AD4170-4, all bytes must be written in a single SPI transaction. If an SPI write transaction to a multibyte register is attempted on a per byte basis, the register contents are not updated on the device, and the PARTIAL_ACCESS_ERR bit in the INTERFACE_STATUS_A register is set. A write transaction to a multibyte register of the AD4170-4 takes effect after the last SCLK rising edge of the data phase, which shifts in the last bit of the register data.

The address of a multibyte register always depends on the ADDR_ASCENSION bit in the INTERFACE_CONFIG_A register. With addresses descending, the first byte accessed in the data phase must be the most significant byte of the multibyte register,

DIGITAL INTERFACE

and each subsequent byte corresponds to the data in the next lowest address. With addresses ascending, the first byte accessed in the data phase must be the least significant byte of the multibyte register, and each subsequent byte corresponds to the data in the next highest address. For example, the 16-bit ADC_DATA register is two bytes long, and the addresses of its least significant byte and most significant byte are 0x16 and 0x17, respectively.

Multibyte registers can be read in a single SPI transaction or each byte can be addressed separately. If an SPI read transaction to a multibyte register is attempted on a per byte basis, the PARTIAL_ACCESS_ERR bit in the INTERFACE_STATUS_A register is set.

Figure 107 and Figure 108 show write and read transactions to a multibyte register (two bytes) for address ascending and descending, respectively. If the ADDR_ASCENSION bit in the INTERFACE_CONFIG_A register is set to 0, the address decrements after each byte is accessed. If ADDR_ASCENSION is set to 1, the address increments after each byte is accessed.

When accessing multibyte registers, use descending addresses to shift in most significant byte first.




Figure 107. Multibyte Register Address Ascending Write Access




Figure 108. Multibyte Register Address Descending Read Access

Device Identification

The following registers contain identification information about the AD4170-4: the VENDOR_ID register, to identify Analog Devices, Inc., as the vendor of the device, the CHIP_TYPE register to identify the category of Analog Devices products the device belongs to, the PRODUCT_ID register to be used in conjunction with CHIP_TYPE to identify a device, and the CHIP_GRADE register to record the device revision and performance grade. The SPI_REVISION register offers information on the SPI interface revision.

The AD4170-4 identifies as follows:

- ▶ VENDOR_ID = 0x0456
- ▶ CHIP_TYPE = 0x07
- ▶ PRODUCT_ID = 0x0040
- ▶ CHIP_GRADE = 03
- ▶ SPI_REVISION = 0x83

Device Reset

The AD4170-4 provides three options for performing a device reset: a hardware reset, a software reset, and a reset by writing a specific sequence to the SDI pin. A reset sets the state of all user configuration registers listed in the on-chip register map to their default values (see the [On-chip Register Map](#) section). The POR_FLAG_S bit in the STATUS register is set when a reset occurs.

A POR hardware reset is initiated by taking the IOVDD/REGCAP_D power supply below a threshold voltage and the AD4170-4 remains in a reset state until the voltage returns above the threshold voltage. The threshold voltage has hysteresis to ensure the voltage recovers sufficiently before exiting POR.

To implement a software reset, Bit SW_RESET and Bit RESET_SW in the INTERFACE_CONFIG_A register both need to be set to 1. These bits are automatically reset to 0 when the reset has occurred.

Another reset option is to write a specific pattern to the AD4170-4. This is needed when the SPI is operated with CS hardwired low. To initiate a reset, write a pattern of 63 1s followed by one 0 three times to the AD4170-4 while CS is held low.

Note that a software reset is not possible in continuous read or continuous transmit. A reset by writing the specific sequence of 1s and 0s works for all operating modes.

The AD4170-4 requires a short period of time to reset. If the digital host attempts to perform an SPI transaction before the device is ready, the transaction may not succeed and the NOT_READY_ERR bit in the INTERFACE_STATUS_A register is set. The bit can be cleared by writing 1 to its location. Interrogate the NOT_READY_ERR bit in the INTERFACE_STATUS_A register and the DEVICE_ERR bit in the DEVICE_STATUS register to verify complete initialization. If any error bit is flagged, perform a device reset.

IO Drive Strength

The serial interface can operate with a power supply as low as 1.7 V. However, at this low voltage, the digital outputs may not have sufficient drive strength if there is moderate parasitic capacitance on the board or the SCLK frequency is high. The DIG_OUT_STR bit in the PIN_MUXING register increases the drive strength of all digital output pins.

SDO_RDYB_DLY

The serial interface uses a shared SDO and $\overline{\text{RDY}}$ pin by default. During a data read, this pin outputs the data from the register being read. After the read is complete, the pin reverts to outputting the $\overline{\text{RDY}}$ signal after a short fixed period of time (see t_7 parameter in the [Timing Characteristics](#) section). However, this time may be too short for some microcontrollers to reliably sample the last data bit and can be extended until the $\overline{\text{CS}}$ pin is brought high by setting the

DIGITAL INTERFACE

SDO_RDYB_DLY bit in the PIN_MUXING register to 1. This means that $\overline{CS}$ must be used to frame each read operation and complete the serial interface transaction.

Note that $\overline{RDY}$ can also be output on the DIG_AUX1 pin if separate SDO and $\overline{RDY}$ pins are required. In this case, the SDO pin continues to output the LSB of the data register.

ADC SYNCHRONIZATION

The AD4170-4 offers several synchronization options allowing the user to control the start of conversions on a single device or to ensure synchronization of multiple devices in a multi-AD4170-4 design.

STANDARD SYNCHRONIZATION

When the `SYNC_CTRL` bits in the `PIN_MUXING` register are set to 01b, the `SYNC_IN` pin functions as a synchronization input. The `SYNC_IN` input lets the user reset the modulator and the digital filter without affecting any of the setup conditions on the device. The sequencer is also reset. This feature allows the user to control the start of sampling. `SYNC_IN` must be low for at least two main clock cycles to ensure that synchronization occurs. If multiple AD4170-4 devices are operated from a common main clock, they can be synchronized to sample their analog inputs simultaneously. This synchronization is normally done after each AD4170-4 device has performed its own calibration or has calibration coefficients loaded into its calibration registers. A falling edge on the `SYNC_IN` input resets the digital filter and the analog modulator and places the AD4170-4 into a consistent known state. While `SYNC_IN` is low, the AD4170-4 is maintained in this known state. The device is taken out of reset on the main clock rising edge following the `SYNC_IN` input low to high transition. Therefore, when multiple devices are being synchronized, take the `SYNC_IN` input high on the main clock falling edge to ensure that all devices sample `SYNC_IN` as high on the main clock rising edge. If the `SYNC_IN` input is not taken high sufficiently before the main clock edge, a difference of one main clock cycle between the devices is possible, that is, the instant at which conversions are available differs from device to device by a maximum of one main clock cycle. `SYNC_IN` can also be used as a start conversion command for a single channel when in standard synchronization mode. Taking `SYNC_IN` high starts a conversion, and the falling edge of the `RDY` output indicates when the conversion is complete. The settling time is required for each data register update. After the conversion is complete, bring `SYNC_IN` low in preparation for the next conversion start signal.

ALTERNATE SYNCHRONIZATION

In alternate synchronization mode (`SYNC_CTRL` bits in the `PIN_MUXING` register are set to 10b), the `SYNC_IN` input operates as a start conversion command when several channels of the AD4170-4 are enabled. When the `SYNC_IN` input is taken low, the ADC completes the conversion on the current channel, selects the next channel in the sequence, and then waits until the `SYNC_IN` input is taken high to commence the conversion. The `RDY` output goes low when the conversion is complete on the current channel, and the data register is updated with the corresponding conversion. Therefore, the `SYNC_IN` input does not interfere with the sampling on the currently selected channel but allows the user to control the instant at which the conversion begins on the next channel in the sequence. Alternate synchronization mode can be used only when several channels are enabled. It is not recommended to use this mode when a single channel is enabled.

SYNCHRONIZING MULTIPLE AD4170-4 DEVICES

The AD4170-4 supports synchronization of multiple AD4170-4 devices in a system. `DIG_AUX1` and `DIG_AUX2` can be used to synchronize the devices. The devices must share a common main clock. On one ADC, the main ADC, `DIG_AUX2` is configured as a `START` pin using the `DIG_AUX2_CTRL` bits in the `PIN_MUXING` register. `DIG_AUX1` is configured as a `SYNC_OUT` pin using the `DIG_AUX1_CTRL` bits in the `PIN_MUXING` register. From the `START` signal applied to the main ADC, a synchronization signal `SYNC_OUT` is generated, `SYNC_OUT` being synchronized with the internal main clock. `SYNC_OUT` is then applied to the `SYNC_IN` pins of all ADCs to force all ADCs to have synchronous conversion behavior.

DIAGNOSTICS

The AD4170-4 has numerous diagnostic functions on chip. Use the following features to ensure that:

- ▶ There are no overvoltages or undervoltages on the external reference/analog inputs
- ▶ The external reference, if used, is present
- ▶ The excitation currents, if used, are within specification
- ▶ Only valid data is written to the on-chip registers
- ▶ The power supply rails/internal LDOs are at expected levels

DEVICE ERROR

If an error occurs when the AD4170-4 powers up and initializes, the `DEVICE_ERROR` flag in the `ERROR` register is set. A device reset is recommended. The `DEVICE_ERROR` bit is cleared when the device initializes correctly from power-up or after a device reset. This bit cannot be cleared through a read operation.

SIGNAL CHAIN CHECK

Functions such as the reference and power supply voltages can be selected as inputs to the ADC. Therefore, the AD4170-4 can check the voltages connected to the device. The DAC on board of the AD4170-4 can also be selected as an input to the ADC by selecting the DAC channel in the `CHANNEL_MAPn` registers. The PGA can be checked using this function. As the PGA setting is increased, for example, the signal as a percent of the analog input range is increased by a factor of two for a fixed analog input. This allows the user to check that the PGA is functioning correctly.

REFERENCE DETECT

The AD4170-4 includes on-chip circuitry to detect if there is a valid reference for conversions or calibrations when the user selects an external reference as the reference source. This is a valuable feature in applications such as RTDs or strain gages where the reference is derived externally.

This feature is enabled when the `REF_DIFF_MIN_ERR_EN` bit in the `ERROR_EN` register is set to 1. If the voltage between the selected `REFINn+` and `REFINn-` pins goes below 0.6 V, the AD4170-4 detects that it no longer has a valid reference. In this case, the `REF_DIFF_MIN_ERR` bit in the `ERROR` register is set to 1. The `MAIN_ERR_S` bit in the `STATUS` register is also set. To clear the `REF_DIFF_MIN_ERR` bit, write a 1 to the bit.

REFERENCE OVERVOLTAGE/UNDERVOLTAGE DETECTION

The absolute voltage on the `REFINn(+)` input pin can also be monitored. The `REF_OV_UV_ERR_EN` bit in the `ERROR_EN` register enables the overvoltage/undervoltage reference diagnostic. An overvoltage is flagged when the voltage on `REFINn(+)` exceeds $AVDD$ by at least 65 mV, whereas an undervoltage is flagged when the voltage on `REFINn(+)` goes below $AVSS$ by at least 65 mV. The `REF_OV_UV_ERR` bit in the error register is set to 1 if an overvoltage or undervoltage is detected. To clear the `REF_OV_UV_ERR`

bit, write a 1 to the bit. Note that the absolute voltage on the affected pin needs to be reduced to $AVDD + 0.015\text{ V}$ to reset the bit for an overvoltage condition, whereas the voltage on the pin needs to be reduced to $AVSS - 0.01\text{ V}$ to reset the bit for an undervoltage condition.

CONVERSION ERRORS

The conversion process can also be monitored by the AD4170-4. The function can be enabled using the `ADC_CONV_ERR_EN` bit in the `ERROR_EN` register. With this function enabled, the `ADC_CONV_ERR` bit is set if an error occurs. The `ADC_CONV_ERR` flag is set if there is a saturation (overflow or underflow) of the ADC result. This flag is updated in conjunction with the update of the data register and can be cleared by writing 1 to the bit.

ANALOG INPUT OVERVOLTAGE/UNDERVOLTAGE DETECTION

The overvoltage/undervoltage monitor checks the absolute voltage on the internal multiplexer output pins, `MUX+` and `MUX-`. `MUX+` and `MUX-` can be separately checked for overvoltages and undervoltages. `AINP_OV_UV_ERR_EN` enables the undervoltage and overvoltage checks on `MUX+`. An overvoltage occurs when the voltage on `MUX+` exceeds $AVDD$ by at least 65 mV, whereas an undervoltage occurs when the voltage on `MUX+` goes below $AVSS$ by at least 65 mV. Similarly, an overvoltage/undervoltage check on `MUX-` is enabled using the `AINM_OV_UV_ERR_EN` bit in the `ERROR_EN` register. The error bits are `AINP_OV_UV_ERR` and `AINM_OV_UV_ERR` in the error register and these are set to 1 if an overvoltage/undervoltage is detected. To clear either bit, write 1 to the bit. Note that the absolute voltage on the affected pin must be reduced to $AVDD + 0.015\text{ V}$ for an overvoltage condition before the bit is cleared, whereas the voltage on the pin must be reduced to $AVSS - 0.01\text{ V}$ for an undervoltage condition before the bit is cleared.

EXCITATION CURRENT COMPLIANCE

The internal excitation currents require headroom to supply the specified excitation current value. The `IOUTn_COMP_ERR` flags in the `ERROR` register are set to 1 when the excitation current magnitude is less than expected due to insufficient headroom. The flags can be enabled through the `IOUTn_COMP_ERR_EN` bits in the `ERROR_EN` register. To clear an error flag, write 1 to the appropriate bit.

POWER SUPPLY MONITORS

Along with converting external voltages, the ADC can monitor the analog and digital power supply voltages. When the inputs of ($AVDD$ to $AVSS$) or ($IOVDD$ to $DGND$) are selected, the voltage ($AVDD$ to $AVSS$ or $IOVDD$ to $DGND$) is internally attenuated by 5, and the resulting voltage is applied to the $\Sigma\Delta$ modulator. This is useful because variations in the power supply voltage can be monitored.

DIAGNOSTICS

LDO MONITORING

There are several LDO checks included on the AD4170-4. Similar to the external power supplies, the voltage generated by the analog and digital LDOs are selectable as inputs to the ADC.

The voltage generated by ALDO and DLDO can also be monitored by enabling the ALDO_PSM_ERR_EN bit and the DLDO_PSM_ERR_EN bit, respectively, in the ERROR_EN register. When enabled, the output voltage of LDO is continuously monitored. If the ALDO voltage drops below 1.5 V typically, the ALDO_PSM_ERR flag is asserted. If the DLDO voltage drops below 1.6 V typically, the DLDO_PSM_ERR flag is asserted. To clear the flag, write 1 to the appropriate bit.

SPI SCLK COUNTER

The SPI SCLK counter counts the number of SCLK pulses used in each read and write operation. $\overline{CS}$ must frame every read and write operation to use this function. All read and write operations are multiples of eight SCLK pulses (16, 32, 40, 48). If the SCLK counter counts the SCLK pulses and the result is not a multiple of eight, an error is flagged and the CLOCK_COUNT_ERR bit in the INTERFACE_STATUS_A register is set.

The SCLK counter is always enabled. To clear the CLOCK_COUNT_ERR bit, write a 1 to this location in the INTERFACE_STATUS_A register.

SPI READ/WRITE ERRORS

Along with the SCLK counter, the AD4170-4 can also check the read and write operations to ensure that valid registers are being addressed. If the user attempts to write to or read from an invalid address, an error is flagged and the ADDRESS_INVALID_ERR bit in the INTERFACE_STATUS_A register is set.

If the user attempts to write to a read only register, the WR_TO_RD_ONLY_REG_ERR bit in the INTERFACE_STATUS_A register is set. If the complete number of bytes in a read/write operation is not transferred, the REGISTER_PARTIAL_ACCESS_ERR bit is set. To reset the WR_TO_RD_ONLY_REG_ERR bit or the REGISTER_PARTIAL_ACCESS_ERR bit, 1 must be written to these locations in the INTERFACE_STATUS_A register. Note that all of these diagnostics are always enabled.

NOT READY ERROR

At certain times, the on-chip registers are not accessible. For example, during power-up, the on-chip registers are set to their default values. The user must wait until this operation is complete before writing to registers. If the user writes to registers during these busy periods, the NOT_READY_ERR flag is set, indicating that the ADC is busy and the write operation is ignored. The NOT_READY_ERR flag is cleared by writing a 1 to this bit in the INTERFACE_STATUS_A register. This diagnostic cannot be disabled. Note that RDY can also be monitored to detect when the ADC is ready if $\overline{CS}$ is hardwired low.

CHECKSUM PROTECTION

CRC Error Detection

The AD4170-4 features optional CRC to provide error detection for SPI transactions between the digital host and the AD4170-4. CRC error detection is also supported in continuous read and continuous transmit operation. CRC is disabled by default.

CRC error detection allows the processor and the AD4170-4 to detect bit transfer errors with significant reliability. The CRC algorithm involves using a seed value and polynomial division to generate a CRC code. The processor and the AD4170-4 both calculate the CRC code independently to determine the validity of transferred data.

The AD4170-4 uses the CRC-8 standard with the following polynomial:

$$x^8 + x^2 + x + 1 \quad (16)$$

CRC error detection is enabled with the CRC_ENABLE and CRC_ENABLEB bits in the INTERFACE_CONFIG_C register. The value of CRC_ENABLE is only updated if CRC_ENABLEB is set to the CRC_ENABLE inverted value in the same register write instruction. To enable the CRC, the CRC_ENABLE bits must therefore be set to 01b while the CRC_ENABLEB bits are set to 10b in the same write transaction.

To disable the CRC, CRC_ENABLE must therefore be set to 00b while CRC_ENABLEB is set to 11b in the same write transaction. The transaction to disable CRC must include a valid CRC byte. Writing inverted values to two separate fields reduces the chances of CRC being enabled in error.

Figure 109 and Figure 110 show how a CRC code is appended to the write or read, respectively, for the digital host or the AD4170-4 to validate the data. For register writes, the digital host must generate the CRC byte. For register reads, the host must also send the correct CRC byte that is checked by the AD4170-4. This allows the AD4170-4 to confirm that it received the correct instruction from the host processor. In the same read transaction, the AD4170-4 provides the CRC code for the digital host to verify.

When accessing multibyte registers with CRC error detection enabled, the CRC code is placed after all bytes of register data.

When CRC error detection is enabled, the AD4170-4 does not update its register contents in response to a register write transaction unless it receives a valid CRC code at the end of the register data on SDI. If the CRC code is invalid, or the digital host fails to transmit the CRC code, the AD4170-4 does not update its register contents, and the CRC_ERR flag in the INTERFACE_STATUS_A register is set. The CRC_ERR flag is write-1-to-clear (W1C) and the correct CRC is required for the write to clear to take effect.

Table 43 shows the seed value used in the CRC code calculation.

DIAGNOSTICS

Table 43. CRC Seed Values

SPI		
Transaction		
Type	Pin	
Read	SDI	0xA5, instruction phase, padding
	SDO	0xA5, instruction phase, read data
Write	SDI	0xA5, instruction phase, write data
	SDO	0xA5, instruction phase, write data

Every CRC code in an SPI frame uses 10100101 as the seed value. This ensures that a register value of 0x000000 does not generate a CRC code of 0x00. A short between SDO and DGND causes a CRC of 0x00. Therefore, a fault condition is easily detectable.

Figure 111 shows an example where CRC is enabled in the first SPI transaction, and how the CRC codes are provided by the

AD4170-4 during a read transaction and by the host during a write transaction. In this example, the AD4170-4 is configured with the address descending (configuration writes not shown in Figure 111). This example shows the following sequence:

1. Register write of 0x66 to the INTERFACE_CONFIG_C register to enable the CRC.
2. $\overline{CS}$ is pulsed high.
3. Register read of the 16-bit ADC data plus status register (a multibyte register with the most significant byte at Address 0x1A).
4. Register write of 0x27 to the INTERFACE_CONFIG_C register to disable the CRC while still providing the CRC code.
5. $\overline{CS}$ is brought high.




Figure 109. Basic SPI Write Frame (CRC Error Detection Enabled)




Figure 110. Basic SPI Read Frame (CRC Error Detection Enabled)




Figure 111. CRC Code SPI Transactions Example (Address Descending)

DIAGNOSTICS

CRC Calculation

The checksum, which is 8 bits wide, is generated using the polynomial

$$x^8 + x^2 + x + 1$$

To generate the checksum, the data is left shifted by eight bits to create a number ending in eight Logic 0s. The polynomial is aligned

to make its MSB adjacent to the leftmost Logic 1 of the data. An XOR (exclusive OR) function is applied to the data to produce a new, shorter number. The polynomial is again aligned to make its MSB adjacent to the leftmost Logic 1 of the new result, and the procedure is repeated. This process is repeated until the original data is reduced to a value less than the polynomial. This is the 8-bit checksum.

Example of a Polynomial CRC Calculation—24-Bit Word: 0x654321 (8-Bit Instruction and 16-Bit Data)

An example of generating the 8-bit checksum using the polynomial based checksum is as follows:

Initial value	011001010100001100100001	
	01100101010000110010000100000000	left shifted eight bits
$x^8 + x^2 + x + 1 = 100000111$		polynomial
100100100000110010000100000000	XOR result	
100000111	polynomial	
1000110001100100001000000000	XOR result	
100000111	polynomial	
111111100100001000000000	XOR result	
100000111	polynomial value	
111110111000010000000000	XOR result	
100000111	polynomial value	
1111000000001000000000	XOR result	
100000111	polynomial value	
1110011100010000000000	XOR result	
100000111	polynomial value	
11001001001000000000	XOR result	
100000111	polynomial value	
10010101010000000000	XOR result	
100000111	polynomial value	
1011011000000000	XOR result	
100000111	polynomial value	
11010110000000	XOR result	
100000111	polynomial value	
101010110000	XOR result	
100000111	polynomial value	
1010001000	XOR result	
100000111	polynomial value	
10000110	checksum = 0x86	

DIAGNOSTICS

MEMORY MAP CHECKSUM PROTECTION

When this bit is set, a CRC calculation is performed on the memory map. Following this, periodic CRC checks are performed on the on-chip registers. If the register contents change due to register corruption or further register writes, the MM_CRC_ERR bit is set.

The memory map CRC function is enabled by setting the MM_CRC_ERR_EN bit in the ERROR_EN register to 1. If an error occurs, the MM_CRC_ERR bit in the ERROR register is set to 1. To clear the flag, write 1 to its location in the ERROR register.

ROM CHECKSUM PROTECTION

The ROM CRC checks that the default FIR coefficients are loaded from ROM correctly. This diagnostic is used for the FIR filter only (ADC mode is continuous conversion FIR).

The ROM CRC function is enabled by setting the ROM_CRC_ERR_EN bit in the ERROR_EN register to 1. If an error occurs, the ROM_CRC_ERR bit in the ERROR register is set to 1. A write of 1 to the ROM_CRC_ERR bit is needed to reset the bit to 0.

BURNOUT CURRENTS

The AD4170-4 contains two constant current generators that can be programmed to 0.1 μ A, 2 μ A, or 10 μ A. One generator sources current from AVDD to MUXP, and one sinks current from MUXM to AVSS. These currents enable open wire detection.




Figure 112. Burnout Currents

Both currents are either on or off. The BURNOUT bits in the MISCn register enable/disable the burnout currents along with setting the amplitude. Therefore, the burnout currents are enabled/disabled on a per channel basis. However, if enabled for a channel, the currents are only active when the channel is selected. Use these currents to verify that an external transducer is still operational. After the burnout currents are turned on, they flow in the external transducer circuit, and a measurement of the input voltage on the analog input channel can be taken. If the resulting voltage measured is near full scale, the user must verify why this is the case. A near full-scale reading can mean that the front-end sensor is open circuit. It can also mean that the front-end sensor is overloaded and is justified in outputting full scale, or that the reference may be absent.

When a conversion is close to full scale, the user must check these three cases before making a judgment. If the voltage measured is 0 V, it may indicate that the transducer has short circuited. For normal operation, these burnout currents are turned off by setting the BURNOUT bits to zero.

PULL-UP CURRENTS

While the burnout currents are only active while a channel is being converted, the AD4170-4 also includes 100 nA pull-up currents. These currents, if enabled, remain active on the AIN pins continuously. These currents can be enabled/disabled on a per pin basis through the I_PULL_UP register. If an AIN pin is floating, it is pulled to AVDD when the pull-up current is enabled. Therefore, an open on the pin is detectable. Note that if both AIN pins are floating and the pull-up currents are enabled, both pins are pulled to AVDD. Therefore, an open is not directly detectable. However, a conversion of each AIN pin with respect to AVSS can be used to detect the open.

TEMPERATURE SENSOR

Embedded in the AD4170-4 is a temperature sensor that is useful to monitor the die temperature. This is selected using the AINP[4:0] and AINM[4:0] bits in the CHANNEL_MAPn register. The sensitivity is 477 μ V/K, approximately. Subtract 5°C from the temperature result.

The temperature sensor has an accuracy of $\pm 2^\circ\text{C}$ typically.

GROUNDING AND LAYOUT

The analog inputs and reference inputs are differential. Therefore, most of the voltages in the analog modulator are common-mode voltages. The high common-mode rejection of the device removes common-mode noise on these inputs. The analog and digital supplies to the AD4170-4 are independent and separately pinned out to minimize coupling between the analog and digital sections of the device. The digital filter provides rejection of broadband noise on the power supplies, except at integer multiples of $2 \times f_{\text{MOD}}$ (f_{MOD} being 4 MHz when the main clock is 16 MHz).

The digital filter also removes noise from the analog and reference inputs, provided that these noise sources do not saturate the analog modulator. As a result, the AD4170-4 is more immune to noise interference than a conventional high resolution converter. However, because the resolution of the AD4170-4 is high and the noise levels from the converter are so low, care must be taken with regard to grounding and layout.

The PCB that houses the ADC must be designed to separate and confine the analog and digital sections to certain areas of the board. A minimum etch technique is generally best for ground planes because it results in the best shielding.

In any layout, the user must keep in mind the flow of currents in the system, ensuring that the paths for all return currents are as close as possible to the paths the currents took to reach their destinations.

Avoid running digital lines under the device because this couples noise onto the die. Allow the analog ground plane to run under the AD4170-4 to prevent noise coupling. The power supply lines to the AD4170-4 must use as wide a trace as possible to provide

low impedance paths and reduce glitches on the power supply line. Shield fast switching signals such as clocks with digital ground to prevent radiating noise to other sections of the board and never run clock signals near the analog inputs. Avoid crossover of digital and analog signals. Run traces on opposite sides of the board at right angles to each other. This reduces the effects of feedthrough on the board. A microstrip technique is by far the best but is not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground planes, whereas signals are placed on the solder side.

Good decoupling is important when using high resolution ADCs. The AD4170-4 has two power supply pins: AVDD and IOVDD. The AVDD pin is referenced to AVSS, and the IOVDD pin is referenced to DGND. Decouple AVDD with a 1 μF tantalum capacitor in parallel with a 0.1 μF capacitor to AVSS. Place the 0.1 μF capacitor as close as possible to the device, ideally right up against the device. Decouple IOVDD with a 1 μF tantalum capacitor in parallel with a 0.1 μF capacitor to DGND. All analog inputs must be decoupled to AVSS. If an external reference is used, decouple the REFINn+ and REFINn- pins to AVSS.

The AD4170-4 also has two on-board LDO regulators: one that regulates the AVDD supply and one that regulates the IOVDD supply. For the REGCAPA pin, it is recommended that a 0.1 μF capacitor in parallel with a 1 μF capacitor to AVSS be used. Similarly, for the REGCAPD pin, it is recommended that a 0.1 μF capacitor in parallel with a 1 μF capacitor to DGND be used.

If using the AD4170-4 with bipolar supply operation, a separate plane must be used for AVSS.

APPLICATIONS INFORMATION

The AD4170-4 offers a high resolution analog-to-digital function. Because the analog-to-digital function is provided by a Σ - Δ architecture, the device is more immune to noisy environments, making it ideal for use in sensor measurement, and industrial and process control applications.

WEIGH SCALE (AC EXCITATION)

Figure 113 shows the AD4170-4 being used in a weigh scale application which uses AC excitation. The load cell is arranged in a bridge network and gives a differential output voltage between its OUT+ and OUT− terminals. Assuming a 5 V excitation voltage, the full-scale output range from the transducer is 10 mV when the sensitivity is 2 mV/V. The excitation voltage for the bridge can be used to directly provide the reference for the ADC because the reference input range includes the supply voltage.

With AC excitation, the excitation voltage to the load cell is changed on each phase. In Phase 1, the transistors driven by GPIO0 and GPIO2 are turned on using ACX1 and $\overline{\text{ACX1}}$ while the transistors driven by GPIO1 and GPIO3 are turned off. During Phase 2, the transistors driven by GPIO0 and GPIO2 are turned off and the transistors driven by GPIO1 and GPIO3 are turned on using ACX2 and $\overline{\text{ACX2}}$. In this phase, the excitation voltage to the bridge is reversed while the analog input signal and the reference voltage to the ADC are also reversed. The AD4170-4 averages the conversions from the two phases to cancel any offsets and thermal affects. The DELAY register can be used to add some settling time at the start of each phase if the front-end circuitry requires some settling time.

AC excitation is enabled by setting the CHOP_ADC bits to 10 binary in the MISCn register. With this setting, all four signals ACX1, $\overline{\text{ACX1}}$, ACX2, and $\overline{\text{ACX2}}$ are provided by the AD4170-4. When the CHOP_ADC bits are set to 11 binary, the AD4170-4 provides ACX1 and $\overline{\text{ACX2}}$ only. The user then needs to use external inverters to generate $\overline{\text{ACX1}}$ and $\overline{\text{ACX2}}$. When the CHOP_ADC bits are set to 0, AC excitation is disabled. When the sequencer is being used, configure the GPIO pins to DC excite the bridge whenever a channel without AC excitation is selected.

When the AD4170-4 is in standby mode, the GPIO pins continue to function. Therefore, the pins must be configured to open/close

the switches as appropriate. When the AD4170-4 is in power-down mode, the GPIO outputs are deactivated. Therefore, external pull-up/pull-down resistors must be used on the pins to prevent the excitation voltage being shorted to AVSS. Following a reset, the AC excitation pins are undefined until configured by the software. Therefore, pull-up/pull-down resistors on the pins again prevent the excitation voltage being shorted to AVSS through the switches.

A typical procedure for reading the load cell is as follows:

1. Reset the ADC.
2. Set the CHANNEL_MAP0 register analog input to AIN5/AIN6. Assign Setup 0 to this channel through the CHANNEL_SETUP0 register. Configure Setup 0 to have a gain of 128 and select the reference source REFIN through the AFE0 register. Select the filter type through the FILTER0 register and set the ODR through the FILTER_FS0 register.
3. Set the CHOP_ADC bits to 10 binary in the MISC0 register.
4. Wait until $\overline{\text{RDY}}$ goes low. Read the conversion value.
5. Repeat Step 4.

The AD4170-4 on-chip diagnostics allow the user to check the circuit connections, monitor the power supply and LDO voltages, check all conversions for any errors, as well as monitor any read/write operations. In weigh scale applications, the circuit connections are verified using the burnout currents.

As part of the conversion process, the analog input overvoltage/undervoltage monitors are useful to detect any excessive voltages on AINP and AINM. The power supply voltages and reference voltages are selectable as inputs to the ADC. Therefore, the user can periodically check these voltages to confirm whether they are within the system specification. Also, the user can check the LDO voltages.

Finally, the CRC check, SCLK counter, and the SPI read/write checks make the interface more robust as any read/write operation that is not valid is detected. The CRC check highlights if any bits are corrupted when being transmitted between the processor and the ADC.

APPLICATIONS INFORMATION




Figure 113. Weigh Scale (AC Excitation)

WEIGH SCALE (DC EXCITATION)

Figure 114 shows the AD4170-4 being used in a weigh scale application. The load cell is arranged in a bridge network and gives a differential output voltage between its OUT+ and OUT- terminals. Assuming a 5 V excitation voltage, the full-scale output range from the transducer is 10 mV when the sensitivity is 2 mV/V. The excitation voltage for the bridge can be used to directly provide the reference for the ADC because the reference input range includes the supply voltage.

A second advantage of using the AD4170-4 in transducer-based applications is that the bridge power-down switch can be fully utilized to minimize the power consumption of the system. The bridge power-down switch is connected in series with the cold side of the bridge. In normal operation, the switch is closed and measurements can be taken. In applications in which current consumption is being minimized, the AD4170-4 can be placed in standby mode, significantly reducing the power consumed in the application. In addition, the bridge power-down switch can be opened while in standby mode, avoiding unnecessary power consumption by the front-end transducer. Note that the bridge power-down switch can be opened or closed while in standby mode (setting the STB_PDSWn bit in the STANDBY_CTRL register to 1 ensures that the switch stays active in standby mode). Therefore, the switch can be closed while in standby mode to allow the bridge to power up and settle as the front-end circuitry may need some time to settle before the ADC core is powered up and conversions are performed.

A typical procedure for reading the load cell is as follows:

1. Reset the ADC.

2. Set the CHANNEL_MAP0 register analog input to AIN5/AIN6. Assign Setup 0 to this channel through the CHANNEL_SETUP0 register. Configure Setup 0 to have a gain of 128 and select the reference source REFIN through the AFE0 register. Select the filter type through the FILTER0 register and set the output data rate through the FILTER_FS0 register.
3. Wait until $\overline{\text{RDY}}$ goes low. Read the conversion value.
4. Repeat Step 3.

The AD4170-4 on-chip diagnostics allow the user to check the circuit connections, monitor the power supply, reference, and LDO voltages, check all conversions for any errors, as well as monitor any read/write operations. In weigh scale applications, the circuit connections are verified using the reference detect and the burn-out currents. The REF_DIFF_MIN_ERR flag is set if the external reference REFIN is missing. The burnout currents (available in the MISC0 register) detect an open wire.

As part of the conversion process, the analog input overvoltage/undervoltage monitors are useful to detect any excessive voltages on AINP and AINM. The power supply voltages and reference voltages are selectable as inputs to the ADC. Therefore, the user can periodically check these voltages to confirm whether they are within the system specification. Also, the user can check the LDO voltages.

Finally, the CRC check, SCLK counter, and the SPI read/write checks make the interface more robust as any read/write operation that is not valid is detected. The CRC check highlights if any bits are corrupted when being transmitted between the processor and the ADC.

APPLICATIONS INFORMATION




Figure 114. Weigh Scale (DC Excitation)

TEMPERATURE MEASUREMENT USING AN RTD

To optimize a 3-wire RTD configuration, two identically matched current sources are required. The AD4170-4, which contains two pairs of well matched current sources, is ideally suited to these applications. One possible 3-wire configuration is shown in [Figure 115](#). In this 3-wire configuration, the lead resistances result in errors if only one current (output at GPIO3) is used, as the excitation current flows through RL1, developing a voltage error between AIN0 and AIN1. In the scheme outlined, the second RTD current source (available at GPIO2) compensates for the error introduced by the excitation current flowing through RL1. The second RTD current flows through RL2. Assuming that RL1 and RL2 are equal (the leads are normally of the same material and of equal length) and that the excitation currents match, the error voltage across RL2 equals the error voltage across RL1, and no error voltage is developed between AIN0 and AIN1. Using excitation current pair AB (IOUT0 and IOUT1) or pair CD (IOUT2 and IOUT3) minimizes the excitation current mismatch and the excitation current drift matching on the AD4170-4. See the [Excitation Currents](#) section for more details. Twice the voltage is developed across RL3. However, because this is a common-mode voltage it does not introduce errors. The reference voltage for the AD4170-4 is also generated using one of the matched current sources. It is developed using a precision resistor and applied to the differential reference pins of the ADC. This scheme ensures that the analog input voltage span remains ratiometric to the reference voltage. Any errors in the analog input voltage due to the temperature drift of the excitation current are compensated by the variation of the reference voltage.

As an example, the PT100 measures temperature from -200°C to $+600^{\circ}\text{C}$. The resistance is $100\ \Omega$ typically at 0°C and $313.71\ \Omega$ at 600°C . If the $500\ \mu\text{A}$ excitation currents are used, the maximum

voltage generated across the RTD when using the full temperature range of the RTD (ignoring the excitation current initial accuracy and excitation current temperature coefficient) is

$$500 \mu\text{A} \times 313.71 \Omega = 156.86 \text{ mV} \quad (17)$$

This is amplified to 2.51 V within the AD4170-4 if the gain is programmed to 16.

The voltage generated across the reference resistor must be at least 2.51 V. Therefore, the reference resistor value must equal at least

$$2.51 \text{ V}/500 \text{ } \mu\text{A} = 5020 \text{ } \Omega \quad (18)$$

Therefore, a 5.11 k Ω resistor can be used.

$$5.11 \text{ k}\Omega \times \text{Excitation Current} = 5.11 \text{ k}\Omega \times 500 \text{ }\mu\text{A} = 2.555 \text{ V} \quad (19)$$

One other consideration is the output compliance. The output compliance equals $AV_{DD} - 1.45\text{ V}$ for the $500\text{ }\mu\text{A}$ excitation current. If a 5 V analog supply is used, the voltage at $AIN0$ must be less than $(5\text{ V} - 1.45\text{ V}) = 3.55\text{ V}$. When the absolute voltage on an AIN pin is above 100 mV , input leakage current is minimized. Therefore, a headroom resistor is shown in [Figure 115](#). Assuming a $100\text{ }\Omega$ headroom resistor, the voltage on $AIN1$ is $100\text{ }\Omega \times 2 \times \text{Excitation Current} = 100 \times 2 \times 500\text{ }\mu\text{A} = 0.1\text{ V}$. The output compliance specification is met because the maximum voltage at $AIN0$ equals the voltage across the reference resistor plus the voltage across the RTD plus the voltage across the headroom resistor, which equals

$$2.555 \text{ V} + 156.86 \text{ mV} + 0.1 \text{ V} = 2.812 \text{ V} \quad (20)$$

A typical procedure for reading the RTD is as follows:

1. Reset the ADC.

APPLICATIONS INFORMATION

- Set the CHANNEL_MAP0 register analog input to AIN0/AIN1. Assign Setup 0 to this channel through the CHANNEL_SETUP0 register. Configure Setup 0 to have a gain of 16 and select the reference source REFIN through the AFE0 register. Select the filter type through the FILTER0 register and set the output data rate through the FILTER_FS0 register.
- Program the excitation currents to 500 μ A and output the currents on the GPIO2 and GPIO3 pins through the CURRENT_SOURCE0 and CURRENT_SOURCE1 registers.
- Wait until $\overline{\text{RDY}}$ goes low. Read the conversion value.
- Repeat Step 4.

In the processor, implement the linearization routine for the PT100.

The AD4170-4 on-chip diagnostics allow the user to check the circuit connections, monitor the power supply, reference, and LDO voltages, check all conversions for any errors, as well as monitor any read/write operations. In RTD applications, the circuit connections are verified using the reference detect and the burnout cur-

rents. The REF_DIFF_MIN_ERR flag is set if the external reference REFIN is missing. The burnout currents can be enabled periodically (available in the MISC0 register) to detect an open wire. The burnout currents must be turned off when reading the conversions from AIN0/AIN1 for optimum system performance.

As part of the conversion process, the analog input overvoltage/undervoltage monitors are useful to detect any excessive voltages on AINP and AINM. The power supply voltages and reference voltages are selectable as inputs to the ADC. Therefore, the user can periodically check these voltages to confirm whether they are within the system specification. Also, the user can check the LDO voltages.

Finally, the CRC check, SCLK counter, and the SPI read/write checks make the interface more robust as any read/write operation that is not valid is detected. The CRC check highlights if any bits are corrupted when being transmitted between the processor and the ADC.




Figure 115. 3-Wire RTD Application

ON-CHIP REGISTER MAP

Table 44. Register Map

Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x00	INTERFACE_CONFIG_A	[7:0]	SW_RESET	RESERVED	ADDR_ASCENSION	SDO_ENABLE		RESERVED		RESET_SW	0x10	R/W
0x01	INTERFACE_CONFIG_B	[7:0]	SINGLE_IN ST		RESERVED		SHORT_IN STRUCTIO N		RESERVED		0x80	R/W
0x02	DEVICE_CONFIG	[7:0]									0x00	R/W
0x03	CHIP_TYPE	[7:0]			RESERVED				CHIP_TYPE		0x07	R
0x04	PRODUCT_ID_L	[7:0]								PRODUCT_ID[7:0]	0x40	R
0x05	PRODUCT_ID_H	[7:0]								PRODUCT_ID[15:8]	0x00	R
0x06	CHIP_GRADE	[7:0]			GRADE				DEVICE_REVISION		0x03	R
0x0A	SCRATCH_PAD	[7:0]								SCRATCH_VALUE	0x00	R/W
0x0B	SPI_REVISION	[7:0]		SPI_TYPE						VERSION	0x83	R
0x0C	VENDOR_L	[7:0]								VID[7:0]	0x56	R
0x0D	VENDOR_H	[7:0]								VID[15:8]	0x04	R
0x10	INTERFACE_CONFIG_C	[7:0]		CRC_ENABLE	STRICT_REGISTER_ACCESS	SEND_STATUS	ACTIVE_INTERFACE_MODE			CRC_ENABLEB	0x27	R/W
0x11	INTERFACE_STATUS_A	[7:0]	NOT_READY_ERR		RESERVED	CLOCK_COUNT_ERR	CRC_ERR	WR_TO_READ_ONLY_REGISTER_ERR	REGISTER_PARTIAL_ACCESS_ERR	ADDRESS_INVALID_ERR	0x00	R/W
0x15	STATUS	[15:8]									0x0060	
0x14		[7:0]	MAIN_ERR_S	POR_FLAG_S	RDYB	SETTLED_FIR			CH_ACTIVE			
0x17	DATA_16B	[15:8]								ADC_DATA[15:8]	0x0000	
0x16		[7:0]								ADC_DATA[7:0]		
0x1A	DATA_16B_STATUS	[23:16]								ADC_DATA[15:8]	0x000060	
0x19		[15:8]								ADC_DATA[7:0]		
0x18		[7:0]	MAIN_ERR_S	POR_FLAG_S	RDYB	SETTLED_FIR			CH_ACTIVE			
0x1E		[23:16]								ADC_DATA[23:16]		
0x1D		[15:8]								ADC_DATA[15:8]	0x00000060	
0x1C		[7:0]								ADC_DATA[7:0]		
0x23	DATA_24B_STATUS	[31:24]								ADC_DATA[23:16]	0x00000060	
0x22		[23:16]								ADC_DATA[15:8]		
0x21		[15:8]								ADC_DATA[7:0]		
0x20		[7:0]	MAIN_ERR_S	POR_FLAG_S	RDYB	SETTLED_FIR			CH_ACTIVE			
0x28 to 0x64 by 4	DATA_PER_CHANNELn	[23:16]								ADC_CH_DATA[23:16]	0x000000	
		[15:8]								ADC_CH_DATA[15:8]		

ON-CHIP REGISTER MAP

Table 44. Register Map (Continued)

Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
		[7:0]	ADC_CH_DATA[7:0]									
0x69	PIN_MUXING	[15:8]	RESERVED	CHAN_TO_GPIO	RESERVED						0x0004	R/W
0x68		[7:0]	DIG_AUX2_CTRL		DIG_AUX1_CTRL		SYNC_CTRL		DIG_OUT_STR	SDO_RDYB_DLY		
0x6B	CLOCK_CTRL	[15:8]	RESERVED								0x0000	R/W
0x6A		[7:0]	DCLK_DIVIDE		CLOCKDIV		RESERVED		CLOCKSEL			
0x6D	STANDBY_CTRL	[15:8]	RESERVED							STB_EN_CLOCK	0x0000	R/W
0x6C		[7:0]	STB_EN_IPULLUP	RESERVED	STB_EN_DAC	STB_PDSW1	STB_PDSW0	STB_EN_VBIAS	STB_EN_IEXC	STB_EN_REFERENCE		
0x6F	POWER_DOWNSW	[15:8]	RESERVED								0x0000	R/W
0x6E		[7:0]	RESERVED							PDSW_1	PDSW_0	
0x71	ADC_CTRL	[15:8]	RESERVED								0x0000	R/W
0x70		[7:0]	MULTI_DATA_REG_SEL	CONT_READ_STATUS_EN	CONT_READ		MODE					
0x73	ERROR_EN	[15:8]	RESERVED		DLDO_PSM_ERR_EN	ALDO_PSM_ERR_EN	IOUT3_COMP_ERR_EN	IOUT2_COMP_ERR_EN	IOUT1_COMP_ERR_EN	IOUT0_COMP_ERR_EN	0x0000	R/W
0x72		[7:0]	REF_DIFF_MIN_ERR_EN	REF_OV_UV_ERR_EN	AINM_OV_UV_ERR_EN	AINP_OV_UV_ERR_EN	ADC_CONV_ERR_EN	SPI_ERR_EN	MM_CRC_ERR_EN	ROM_CRC_ERR_EN		
0x75	ERROR	[15:8]	DEVICE_ERROR	RESERVED	DLDO_PSM_ERR	ALDO_PSM_ERR	IOUT3_COMP_ERR	IOUT2_COMP_ERR	IOUT1_COMP_ERR	IOUT0_COMP_ERR	0x0000	R/W
0x74		[7:0]	REF_DIFF_MIN_ERR	REF_OV_UV_ERR	AINM_OV_UV_ERR	AINP_OV_UV_ERR	ADC_CONV_ERR	SPI_ERR	MM_CRC_ERR	ROM_CRC_ERR		
0x79	CHANNEL_EN	[15:8]	CH_15	CH_14	CH_13	CH_12	CH_11	CH_10	CH_9	CH_8	0x0001	R/W
0x78		[7:0]	CH_7	CH_6	CH_5	CH_4	CH_3	CH_2	CH_1	CH_0		
0x80 to 0xBC by 4	CHANNEL_SETUPn	[15:8]	REPEAT_N								0x0000	R/W
		[7:0]	RESERVED	DELAY_N			RESERVED	SETUP_N				
0x82 to 0xBE by 4	CHANNEL_MAPn	[15:8]	RESERVED			AINP_N					0x0001	R/W
		[7:0]	RESERVED			AINM_N						
0xC0 to 0x122 by 14	MISCn	[15:8]	CHOP_IEXC		RESERVED				CHOP_ADC		0x0000	R/W
		[7:0]	RESERVED							BURNOUT		
0xC2 to 0x124 by 14	AFEn	[15:8]	RESERVED				REF_BUF_M		REF_BUF_P		0x0050	R/W
		[7:0]	RESERVED	REF_SELECT		BIPOLAR	PGA_GAIN					
0xC4 to 0x126 by 14	FILTERn	[15:8]	RESERVED								0x0000	R/W
		[7:0]	POST_FILTER_SEL				FILTER_TYPE					

ON-CHIP REGISTER MAP

Table 44. Register Map (Continued)

Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW	
0xC6 to 0x128 by 14	FILTER_FSn	[15:8]	FS[15:8]								0x0004	R/W	
		[7:0]	FS[7:0]										
0xC8 to 0x12A by 14	OFFSETn	[23:16]	OFFSET[23:16]								0x000000	R/W	
		[15:8]	OFFSET[15:8]										
		[7:0]	OFFSET[7:0]										
0xCB to 0x12D by 14	GAINn	[23:16]	GAIN[23:16]								0x555555	R/W	
		[15:8]	GAIN[15:8]										
		[7:0]	GAIN[7:0]										
0x131	REF_CONTR OL	[15:8]	RESERVED								0x0001	R/W	
0x130		[7:0]	RESERVED										REF_EN
0x135	V_BIAS	[15:8]	RESERVED								VBIAS_IN8_EN	0x0000	R/W
0x134		[7:0]	VBIAS_IN7_EN	VBIAS_IN6_EN	VBIAS_IN5_EN	VBIAS_IN4_EN	VBIAS_IN3_EN	VBIAS_IN2_EN	VBIAS_IN1_EN	VBIAS_IN0_EN			
0x137	I_PULLUP	[15:8]	RESERVED								I_PULLUP_IN8_EN	0x0000	R/W
0x136		[7:0]	I_PULLUP_IN7_EN	I_PULLUP_IN6_EN	I_PULLUP_IN5_EN	I_PULLUP_IN4_EN	I_PULLUP_IN3_EN	I_PULLUP_IN2_EN	I_PULLUP_IN1_EN	I_PULLUP_IN0_EN			
0x138 to 0x13E by 2	CURRENT_SOURCEN	[15:8]	RESERVED				I_OUT_PIN				0x0000	R/W	
		[7:0]	RESERVED				I_OUT_VAL						
0x141	FIR_CONTR OL	[15:8]	RESERVED	FIR_MODE			RESERVED	COEFF_SE T	RESERVED		0x0001	R/W	
0x140		[7:0]	RESERVED	FIR_LENGTH									
0x146	COEFF_WRITE_DATA	[31:24]	RESERVED								0x0000000	R/W	
0x145		[23:16]	COEFF_WR_DATA[23:16]										
0x144		[15:8]	COEFF_WR_DATA[15:8]										
0x143		[7:0]	COEFF_WR_DATA[7:0]										
0x14A	COEFF_READ_DATA	[31:24]	RESERVED								0x0000000	R	
0x149		[23:16]	COEFF_RD_DATA[23:16]										
0x148		[15:8]	COEFF_RD_DATA[15:8]										
0x147		[7:0]	COEFF_RD_DATA[7:0]										
0x14C	COEFF_ADDRESS	[15:8]	RESERVED								0x0000	R/W	
0x14B		[7:0]	COEFF_ADDR										
0x14E	COEFF_WR_RD_STB	[15:8]	RESERVED								0x0000	R/W	
0x14D		[7:0]	RESERVED										COEFF_RD_STB

ON-CHIP REGISTER MAP

Table 44. Register Map (Continued)

Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x151	DAC_SPAN	[15:8]	RESERVED								0x0000	R/W
0x150		[7:0]	RESERVED							DAC_GAIN		
0x153	DAC_ENABLE	[15:8]	RESERVED								0x0000	R/W
0x152		[7:0]	RESERVED							DAC_EN		
0x155	HW_TOGGLE_MASK	[15:8]	RESERVED								0x0000	R/W
0x154		[7:0]	RESERVED							HW_TOGGLE_EN		
0x157	HW_LDAC_MASK	[15:8]	RESERVED								0x0000	R/W
0x156		[7:0]	RESERVED							HW_LDAC_EN		
0x159	DAC_DATA	[15:8]	RESERVED				DAC_VALUE[11:8]				0x0000	R/W
0x158		[7:0]	DAC_VALUE[7:0]									
0x169	SW_TOGGLE_TRIGGERS	[15:8]	RESERVED								0x0000	R/W
0x168		[7:0]	RESERVED							SW_TOGGLE		
0x16B	SW_LDAC_TRIGGERS	[15:8]	RESERVED								0x0000	R/W
0x16A		[7:0]	RESERVED							SW_LDAC_EN		
0x16D	DAC_INPUT_A	[15:8]	RESERVED				DAC_INPUT_A[11:8]				0x0000	R/W
0x16C		[7:0]	DAC_INPUT_A[7:0]									
0x17D	DAC_INPUT_B	[15:8]	RESERVED				DAC_INPUT_B[11:8]				0x0000	R/W
0x17C		[7:0]	DAC_INPUT_B[7:0]									
0x191	GPIO_MODE	[15:8]	RESERVED								0x0000	R/W
0x190		[7:0]	CH3_MODE		CH2_MODE		CH1_MODE		CH0_MODE			
0x193	GPIO_OUTPUT_DATA	[15:8]	RESERVED								0x0000	R/W
0x192		[7:0]	RESERVED				CH3_OUTPUT	CH2_OUTPUT	CH1_OUTPUT	CH0_OUTPUT		
0x195	INPUT_DATA	[15:8]	RESERVED								0x0000	R
0x194		[7:0]	RESERVED				CH3_INPUT	CH2_INPUT	CH1_INPUT	CH0_INPUT		

ON-CHIP REGISTER MAP

INTERFACE_CONFIG_A REGISTER

Address: 0x00, Reset: 0x10

The operation of the serial interface is configured in this register.

Table 45.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SW_RESET	RESERVED	ADDR_ASCENSION	SDO_ENABLE		RESERVED		RESET_SW

Table 46. Bit Descriptions for INTERFACE_CONFIG_A Register

Bits	Bit Name	Settings	Description	Reset	Access
7	SW_RESET		First of Two of SW_RESET Bits. This bit appears in two locations in this register. Both locations must be set to 1 at same time to trigger a software reset of the part. All registers except this register are reset to their default values. Bits SW_RESET and RESET_SW are reset to 0 by the reset operation.	0x0	R/W
6	RESERVED		Reserved.	0x0	R
5	ADDR_ASCENSION	0 1	Determines Sequential Addressing Behavior. Address accessed is decremented by one for each data byte when accessing multibyte registers. Address accessed is incremented by one for each data byte when accessing multibyte registers.	0x0	R/W
4	SDO_ENABLE		SDO Pin Enable.	0x1	R
[3:1]	RESERVED		Reserved.	0x0	R
0	RESET_SW		Second of Two of SW_RESET Bits. This bit appears in two locations in this register. Both locations must be set to 1 at the same time to trigger a software reset of the part. All registers except this register are reset to their default values. Bits SW_RESET and RESET_SW are reset to 0 by the reset operation.	0x0	R/W

INTERFACE_CONFIG_B REGISTER

Address: 0x01, Reset: 0x80

The operation of the serial interface is configured in this register.

Table 47.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SINGLE_INST		RESERVED		SHORT_INSTRUCTION		RESERVED	

Table 48. Bit Descriptions for INTERFACE_CONFIG_B Register

Bits	Bit Name	Settings	Description	Reset	Access
7	SINGLE_INST	1	Single Instruction Mode. Single Instruction mode is enabled.	0x1	R
[6:4]	RESERVED		Reserved.	0x0	R
3	SHORT_INSTRUCTION	0 1	Set the Instruction Phase Address to 6 or 14-bits. 14-bit Addressing. 6-bit Addressing.	0x0	R/W
[2:0]	RESERVED		Reserved.	0x0	R

ON-CHIP REGISTER MAP**DEVICE_CONFIG REGISTER**

Address: 0x02, Reset: 0x00

This is a read only register.

Table 49.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							

Table 50. Bit Descriptions for DEVICE_CONFIG Register

Bits	Bit Name	Settings	Description	Reset	Access
[7:0]	RESERVED		Reserved.	0x0	R

CHIP_TYPE REGISTER

Address: 0x03, Reset: 0x07

The chip type is used to identify the family of ADI devices a given device belongs to. It should be used in conjunction with the Product ID to uniquely identify a given product.

Table 51.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED				CHIP_TYPE			

Table 52. Bit Descriptions for CHIP_TYPE Register

Bits	Bit Name	Settings	Description	Reset	Access
[7:4]	RESERVED		Reserved.	0x0	R
[3:0]	CHIP_TYPE		Precision ADC.	0x7	R

PRODUCT_ID_L REGISTER

Address: 0x04, Reset: 0x40

This register contains the low byte of the Product ID.

Table 53.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PRODUCT_ID[7:0]							

Table 54. Bit Descriptions for Product_ID_L

Bits	Bit Name	Settings	Description	Reset	Access
[7:0]	PRODUCT_ID[7:0]		This is Device Chip Type/Family. The product ID should be used in conjunction with the CHIP_TYPE register to identify a product.	0x40	R

PRODUCT_ID_H REGISTER

Address: 0x05, Reset: 0x00

This register contains the high byte of the Product ID.

Table 55.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PRODUCT_ID[15:8]							

ON-CHIP REGISTER MAP

Table 56. Bit Descriptions for PRODUCT_ID_H Register

Bits	Bit Name	Settings	Description	Reset	Access
[7:0]	PRODUCT_ID[15:8]		This is Device Chip Type/Family. The product ID should be used in conjunction with the CHIP_TYPE register to identify a product.	0x0	R

CHIP_GRADE REGISTER

Address: 0x06, Reset: 0x03

This register identifies the product variations and device revision.

Table 57.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
GRADE				DEVICE_REVISION			

Table 58. Bit Descriptions for CHIP_GRADE Register

Bits	Bit Name	Settings	Description	Reset	Access
[7:4]	GRADE		This is the Device Performance Grade.	0x0	R
[3:0]	DEVICE_REVISION		This is the Device Hardware Revision.	0x3	R

SCRATCH_PAD REGISTER

Address: 0x0A, Reset: 0x00

This register can be used to test write and read operations between the processor and the AD4170-4.

Table 59.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SCRATCH_VALUE							

Table 60. Bit Descriptions for SCRATCH_PAD Register

Bits	Bit Name	Settings	Description	Reset	Access
[7:0]	SCRATCH_VALUE		Software Scratchpad. Software can write to and read from this location without any device side effects.	0x0	R/W

SPI_REVISION REGISTER

Address: 0x0B, Reset: 0x83

Indicates the SPI interface revision.

Table 61.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SPI_TYPE		VERSION					

Table 62. Bit Descriptions for SPI_REVISION Register

Bits	Bit Name	Settings	Description	Reset	Access
[7:6]	SPI_TYPE		Analog Devices SPI type.	0x2	R
[5:0]	SPI_VERSION		Analog Devices SPI Version.	0x3	R

ON-CHIP REGISTER MAP

VENDOR_L REGISTER

Address: 0x0C, Reset: 0x56

The low byte of the Vendor ID is stored in this register.

Table 63.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
VID[7:0]							

Table 64. Bit Descriptions for VENDOR_L Register

Bits	Bit Name	Settings	Description	Reset	Access
[7:0]	VID[7:0]		Analog Devices Vendor ID.	0x56	R

VENDOR_H REGISTER

Address: 0x0D, Reset: 0x04

The high byte of the Vendor ID is stored in this register.

Table 65.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
VID[15:8]							

Table 66. Bit Descriptions for VENDOR_H Register

Bits	Bit Name	Settings	Description	Reset	Access
[7:0]	VID[15:8]		Analog Devices Vendor ID.	0x4	R

INTERFACE_CONFIG_C REGISTER

Address: 0x10, Reset: 0x27

The serial interface is configured using this register.

Table 67.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CRC_ENABLE		STRICT_REGISTER_ACCESS	SEND_STATUS	ACTIVE_INTERFACE_MODE		CRC_ENABLEB	

Table 68. Bit Descriptions for INTERFACE_CONFIG_C Register

Bits	Bit Name	Settings	Description	Reset	Access
[7:6]	CRC_ENABLE		CRC Enable. These bits enable/disable CRC on the serial interface. The CRC_ENABLEB bits must also be written with the inverted value of the CRC_ENABLE bits for CRC to be enabled/disabled. Settings not listed are reserved. 00 CRC Disabled. 01 CRC Enabled.	0x0	R/W
5	STRICT_REGISTER_ACCESS		Multibyte Registers Must Be Read/Written in Full. When this mode is enabled, all bytes of a multibyte register must be read/written in full. 1 Strict mode, multibyte registers require all bytes read/written.	0x1	R
4	SEND_STATUS		Enables sending of synchronization pattern on SDO during every instruction phase. When cleared, a fixed synchronization pattern of 0x2645 is sent when a 16-bit instruction is used while the pattern is 0x26 for 8-bit instructions. When set, no synchronization pattern is sent during the instruction phase.	0x0	R/W
[3:2]	ACTIVE_INTERFACE_MODE		1 This is the active mode that the SPI interface is operating in.	0x1	R

ON-CHIP REGISTER MAP

Table 68. Bit Descriptions for INTERFACE_CONFIG_C Register (Continued)

Bits	Bit Name	Settings	Description	Reset	Access
[1:0]	CRC_ENABLEB		Inverted CRC Enable. This must be written with the inverted value of the CRC_ENABLE setting.	0x3	R/W

INTERFACE_STATUS_A REGISTER

Address: 0x11, Reset: 0x00

This register indicates the status of all read and write operations. The appropriate bit is set to '1' if an error occurs. Set bits are cleared by writing a '1' to the corresponding bit location.

Table 69.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
NOT_READY_ERR	RESERVED		CLOCK_COUNT_ERR	CRC_ERR	WR_TO_RD_ONLY_REG_ERR	REGISTER_PARTIAL_ACCESS_ERR	ADDRESS_INVALID_ERR

Table 70. Bit Descriptions for INTERFACE_STATUS_A Register

Bits	Bit Name	Settings	Description	Reset	Access
7	NOT_READY_ERR		Device Not Ready for Transaction. This error bit is set if the user attempts to execute a SPI transaction before the completion of digital initialization.	0x0	R/W1C
[6:5]	RESERVED		Reserved.	0x0	R
4	CLOCK_COUNT_ERR		Set if an incorrect number of clock pulses is detected in a transaction. $\overline{CS}$ must be used to frame the transactions for this error check.	0x0	R/W1C
3	CRC_ERR		Invalid/No CRC Received. This is set when the processor fails to send a CRC or when the AD4170-4 calculates and checks the CRC and finds the CRC value is incorrect.	0x0	R/W1C
2	WR_TO_RD_ONLY_REG_ERR		Write to Read-Only Register Attempted. This is set when a write to a read-only register is attempted.	0x0	R/W1C
1	REGISTER_PARTIAL_ACCESS_ERR		Set when fewer than the expected number of bytes is read/written. This bit is only valid when strict register access is enabled.	0x0	R/W1C
0	ADDRESS_INVALID_ERR		Attempt to Read/Write Non-existent Register Address.	0x0	R/W1C

STATUS REGISTER

Address: 0x14/0x15 (low/high byte), Reset: 0x0060

The STATUS register contains ADC and serial interface status information.

Table 71.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							
MAIN_ERR_S	POR_FLAG_S	RDYB	SETTLED_FIR			CH_ACTIVE	

Table 72. Bit Descriptions for Status

Bits	Bit Name	Settings	Description	Reset	Access
[15:8]	RESERVED		Reserved.	0x0	R
7	MAIN_ERR_S		Set if any of the enabled error flags in the ERROR register are set.	0x0	R
6	POR_FLAG_S		Set when a power-on reset or a reset via register or reset sequence has occurred.	0x1	R/W1C
5	RDYB		ADC conversion ready indicator.	0x1	R
4	SETTLED_FIR		Indicates when the FIR Filter Output is settled. This status flag is only relevant if using the FIR filter. When a conversion is initiated, the first few conversions will be unsettled. This bit is set once the filter has settled.	0x0	R
[3:0]	CH_ACTIVE		Indicates active channel for previous conversion.	0x0	R

ON-CHIP REGISTER MAP

DATA_16B REGISTER

Address: 0x16/0x17 (low/high byte), Reset: 0x0000

The 16-bit conversion result is stored in this register when all enabled channels use a single data register.

Table 73.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				ADC_DATA[15:8]			
				ADC_DATA[7:0]]			

Table 74. Bit Descriptions for DATA_16B Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:0]	ADC_DATA[15:0]		16-bit ADC conversion result.	0x0	R

DATA_16B_STATUS REGISTER

Address: 0x18/0x19/0x1A (low/mid/high byte), Reset: 0x000060

This register contains the status bits along with the 16-bit conversion result. The conversion result and status bits can be read from this register when all enabled channels share a data register.

Table 75.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				ADC_DATA[15:8]			
				ADC_DATA[7:0]]			
MAIN_ERR_S	POR_FLAG_S	RDYB	SETTLED_FIR	CH_ACTIVE			

Table 76. Bit Descriptions for DATA_16B_STATUS Register

Bits	Bit Name	Settings	Description	Reset	Access
[23:8]	ADC_DATA[15:0]		16-bit ADC conversion result (16 MSBs of 24-bit conversion result).	0x0	R
7	MAIN_ERR_S		Set if any of the enabled error flags in the Error register are set.	0x0	R
6	POR_FLAG_S		Set when a power-on reset or a reset via register or reset sequence has occurred.	0x1	R/W1C
5	RDYB		ADC conversion ready indicator.	0x1	R
4	SETTLED_FIR		Indicates when the FIR Filter Output is settled. This status flag is only relevant if using the FIR filter. When a conversion is initiated, the first few conversions will be unsettled. This bit is set once the filter has settled.	0x0	R
[3:0]	CH_ACTIVE		Indicates active channel for previous conversion.	0x0	R

DATA_24B REGISTER

Address: 0x1C/0x1D/0x1E (low/mid/high byte), Reset: 0x000000

The 24-bit conversion result is stored in this register when all enabled channels use a single data register.

Table 77.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				ADC_DATA[23:16]			
				ADC_DATA[15:8]			
				ADC_DATA[7:0]]			

Table 78. Bit Descriptions for DATA_24B Register

Bits	Bit Name	Settings	Description	Reset	Access
[23:0]	ADC_DATA[23:0]		24-bit ADC conversion result.	0x0	R

ON-CHIP REGISTER MAP

DATA_24B_STATUS REGISTER

Address: 0x20 (low byte) to 0x23 (high byte), Reset: 0x00000060

This register contains the status bits along with the 24-bit conversion result. The conversion result and status bits can be read from this register when all enabled channels share a data register.

Table 79.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADC_DATA[23:16]							
ADC_DATA[15:8]							
ADC_DATA[7:0]]							
MAIN_ERR_S	POR_FLAG_S	RDYB	SETTLED_FIR	CH_ACTIVE			

Table 80. Bit Descriptions for DATA_24B_STATUS Register

Bits	Bit Name	Settings	Description	Reset	Access
[31:8]	ADC_DATA[23:0]		24-bit ADC Result.	0x0	R
7	MAIN_ERR_S		Set if any of the enabled error flags in the ERROR register are set.	0x0	R
6	POR_FLAG_S		Set when a power-on reset or a reset via register or reset sequence has occurred.	0x1	R/W1C
5	RDYB		ADC conversion ready indicator.	0x1	R
4	SETTLED_FIR		Indicates when the FIR Filter Output is settled. This status flag is only relevant if using the FIR filter. When a conversion is initiated, the first few conversions will be unsettled. This bit is set once the filter has settled.	0x0	R
[3:0]	CH_ACTIVE		Indicates active channel for previous conversion.	0x0	R

DATA_PER_CHANNEL REGISTERS

Address: 0x28 (low byte of Channel 0) to 0x64 (high byte of Channel 15) in increments of 4, Reset: 0x000000

If data per channel capability is enabled, the conversion results from the enabled channel are available using the DATA_PER_CHANNEL registers. DATA_PER_CHANNEL0 contains the conversion result from channel 0 while DATA_PER_CHANNEL15 will hold the conversion result from channel 15.

Table 81.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADC_CH_DATA[23:16]							
ADC_CH_DATA[15:8]							
ADC_CH_DATA[7:0]							

Table 82. Bit Descriptions for DATA_PER_CHANNEL Register

Bits	Bit Name	Settings	Description	Reset	Access
[23:0]	ADC_CH_DATA		Conversion result from the corresponding channel.	0x0	R

PIN_MUXING REGISTER

Address: 0x68/0x69 (low/high byte), Reset: 0x0004

This register contains synchronization options. Also, the operation of the SDO pin can be configured. Writes to this register will trigger a reset of the Digital Filter/Control Logic/Sequencer.

Table 83.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED	CHAN_TO_GPIO	RESERVED					
DIG_AUX2_CTRL		DIG_AUX1_CTRL		SYNC_CTRL		DIG_OUT_STR	SDO_RDYB_DLY

ON-CHIP REGISTER MAP

Table 84. Bit Descriptions for PIN_MUXING Register

Bits	Bit Name	Settings	Description	Reset	Access
15	RESERVED		Reserved.	0x0	R
14	CHAN_TO_GPIO		Current channel number output to GPIO pins. This bit enables the current ADC channel number to be output to the GPIO pins. This allows control of an external multiplexer while the ADC sequences through multiple channels. GPIO3 operates as the MSB with GPIO0 operating as the LSB, supporting the 16 possible channels. Other shared functions of the GPIO pins may affect the functionality of this feature. 0 Active channel number is not output to GPIO pins. 1 Active channel number is output to GPIO pins.	0x0	R/W
[13:8]	RESERVED		Reserved.	0x0	R
[7:6]	DIG_AUX2_CTRL		Configures functionality of pin DIG_AUX2. When continuous transmit is enabled, DIG_AUX2 functions as DCLK. 00 DIG_AUX2 Pin Disabled. High Impedance. 01 DIG_AUX2 Pin Configured as DAC LDAC Input. This configures DIG_AUX2 as an active-low LDAC input for the DAC, provided hardware LDAC functionality is enabled for the DAC channel. This can alternatively be used as a DAC TOGGLE function. 10 Dig_AUX2 Pin Configured as START Input. This should be used in conjunction with the SYNC_OUT functionality of DIG_AUX1. SYNC_OUT will output a synchronized version of the START signal. SYNC_OUT can drive the SYNC_IN pin of multiple AD4170-4 devices to force synchronization of all the devices. For main clock divide by 1, START is sampled internally on a falling edge of MCLK and output to pin SYNC_OUT on the next falling edge. For main clock divide by 2, the signal is output to SYNC_OUT after 3 to 4 positive MCLK edges. For MCLK divide by 4, the delay is 5 to 8 MCLK positive edges. For MCLK divide by 8, the delay is 9 to 16 MCLK positive edges. 11 Reserved.	0x0	R/W
[5:4]	DIG_AUX1_CTRL		Configures functionality of pin DIG_AUX1. When continuous transmit is enabled, DIG_AUX1 functions as $\overline{\text{RDY}}$. 00 DIG_AUX1 Pin Disabled. High Impedance. 01 DIG_AUX1 Pin Configured as ADC Data Ready Output ($\overline{\text{RDY}}$). This configures DIG_AUX1 as an active-low ADC Data-Ready indicator. This disables the shared $\overline{\text{RDY}}$ function on SDO. 10 DIG_AUX1 Pin Configured as SYNC_OUT Output. This should be used in conjunction with the START functionality of DIG_AUX2. 11 Reserved.	0x0	R/W
[3:2]	SYNC_CTRL		Configures the $\overline{\text{SYNC_IN}}$ Pin for ADC Synchronization. 00 $\overline{\text{SYNC_IN}}$ Pin Disabled. 01 $\overline{\text{SYNC_IN}}$ has default synchronization functionality. $\overline{\text{SYNC_IN}}$ is an active low input. Taking $\overline{\text{SYNC_IN}}$ low holds the modulator, digital filter and control logic in a reset state. This includes resetting the state of the channel sequencer. 10 $\overline{\text{SYNC_IN}}$ has alternative synchronization Functionality. The alternate synchronization functionality is only relevant if multiple channels are enabled in the sequencer. Taking $\overline{\text{SYNC_IN}}$ low input prevents the sequencer from advancing to the next channel in the sequence. The sequencer only advances to the next channel in the sequence when $\overline{\text{SYNC_IN}}$ is taken high. This allows external control of the start of ADC sampling for a channel without resetting the state of the sequencer. 11 Reserved.	0x1	R/W
1	DIG_OUT_STR		Digital Output Driver Strength. This bit can be used to increase the drive strength of the digital outputs.. This can improve SPI timing at lower values of IOVDD. 0 Default Drive Strength. Recommended for higher IOVDD voltages. 1 Increased Drive Strength.	0x0	R/W
0	SDO_RDYB_DLY		Reset Interface on $\overline{\text{CS}}$ or SCLK rising edge. This bit determines whether a shared SDO/ $\overline{\text{RDY}}$ pin returns to functioning as a $\overline{\text{RDY}}$ pin after the last SCLK of a register read or on the rising edge of $\overline{\text{CS}}$. It has no effect if $\overline{\text{RDY}}$ is output on the DIG_AUX1 pin. 0 Reset on Last SCLK rising edge.	0x0	R/W

ON-CHIP REGISTER MAP

Table 84. Bit Descriptions for PIN_MUXING Register (Continued)

Bits	Bit Name	Settings	Description	Reset	Access
		1	Reset on $\overline{CS}$ rising Edge.		

CLOCK_CTRL REGISTER

Address: 0x6A/0x6B (low/high byte), Reset: 0x0000

The main clock source and the internal divide factor is selected using this register. The frequency of DCLK for continuous transmit mode is also set using this register. Writes to this register will trigger a reset of the Digital Filter/Control Logic/Sequencer.

Table 85.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							
DCLK_DIVIDE		CLOCKDIV		RESERVED		CLOCKSEL	

Table 86. Bit Descriptions for CLOCK_CTRL Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:8]	RESERVED		Reserved.	0x0	R
[7:6]	DCLK_DIVIDE	00 DCLK Equals Main Clock Divide by 1. 01 DCLK Equals Main Clock Divide by 2. 10 DCLK Equals Main Clock Divide by 4. 11 DCLK Equals Main Clock Divide by 8.	Continuous Transmit Data Clock Divider. These bits allow adjustment of the Data Clock used in the Continuous Transmit mode. The Data Clock is based off the selected main clock, with an optional divide-down.	0x0	R/W
[5:4]	CLOCKDIV	00 Divide by 1. 01 Divide by 2. 10 Divide by 4. 11 Divide by 8.	Main Clock Divider. These bits allow a programmable divider of the external or internal clock frequency.	0x0	R/W
[3:2]	RESERVED		Reserved.	0x0	R
[1:0]	CLOCKSEL	00 Internal Oscillator. 01 Internal Oscillator, Output to XTAL2 Pin. 10 External Clock Input on XTAL2 Pin. 11 External Crystal on XTAL1 and XTAL2 Pins.	ADC Clock Select. These bits are used to select the ADC clock source. Selecting the Internal Oscillator powers up the oscillator.	0x0	R/W

STANDBY_CTRL REGISTER

Address: 0x6C/0x6D (low/high byte), Reset: 0x0000

Functions such as the main clock, internal pull-ups, DAC, power-down switches, VBIAS, excitation currents and the internal reference can remain enabled during standby. Note that the DAC output can remain enabled but the DAC cannot be updated to generate a different output in standby. The functions to remain enabled in standby are selected using this register. The functions must be individually enabled in their respective control registers for the bits in this register to have any effect.

Table 87.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							STB_EN_CLOCK
STB_EN_IPULLUP	RESERVED	STB_EN_DAC	STB_PDSW1	STB_PDSW0	STB_EN_VBIAS	STB_EN_IEXC	STB_EN_REFEREN CE

ON-CHIP REGISTER MAP

Table 88. Bit Descriptions for STANDBY_CTRL Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:9]	RESERVED		Reserved.	0x0	R
8	STB_EN_CLOCK		When set, the main clock remains active in standby mode. If an external crystal is being used, it will continue to oscillate.	0x0	R/W
7	STB_EN_IPULLUP		When set, the pull-up currents remains active in standby mode.	0x0	R/W
6	RESERVED		Reserved.	0x0	R
5	STB_EN_DAC		When set, the DAC remains active in standby mode.	0x0	R/W
4	STB_PDSW1		When set, PDSW1 remains active in standby mode.	0x0	R/W
3	STB_PDSW0		When set, PDSW0 remains active in standby mode.	0x0	R/W
2	STB_EN_VBIAS		When set, VBIAS remains active in standby mode.	0x0	R/W
1	STB_EN_IEXC		When set, the internal excitation currents remain active in standby mode.	0x0	R/W
0	STB_EN_REFERENCE		When set, the internal reference remains active in standby mode. The internal reference must remain enabled if the excitation currents or DAC remain active in standby mode.	0x0	R/W

POWER_DOWN_SW REGISTER

Address: 0x6E/0x6F (low/high byte), Reset: 0x0000

The low side power switches are enabled/disabled using this register. The two power switches are available on GPIO0 (PDSW0) and GPIO1 (PDSW1).

Table 89.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							
RESERVED						PDSW_1	PDSW_0

Table 90. Bit Descriptions for POWER_DOWN_SW Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:2]	RESERVED		Reserved.	0x0	R
1	PDSW_1		PDSW1 Pin Enable. 0 Disable PDSW1 Switch on GPIO1 to AVSS. 1 Enable PDSW1 Switch on GPIO1 to AVSS.	0x0	R/W
0	PDSW_0		PDSW0 Pin Enable. 0 Disable PDSW0 Switch on GPIO0 to AVSS. 1 Enable PDSW0 Switch on GPIO0 to AVSS.	0x0	R/W

ADC_CTRL REGISTER

Address: 0x70/0x71 (low/high byte), Reset: 0x0000

The mode of operation is set using this register. Writes to this register will trigger a reset of the Digital Filter/Control-Logic/Sequencer.

Table 91.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							
MULTI_DATA_REG_SEL	CONT_READ_STATUS_EN	CONT_READ		MODE			

Table 92. Bit Descriptions for ADC_CTRL Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:8]	RESERVED		Reserved.	0x0	R

ON-CHIP REGISTER MAP

Table 92. Bit Descriptions for ADC_CTRL Register (Continued)

Bits	Bit Name	Settings	Description	Reset	Access
7	MULTI_DATA_REG_SEL		Selects Between One or Multiple Data Registers. Channels can be configured to share a common data register (with optional status byte) or have separate data registers addressed individually over the serial interface. The $\overline{\text{RDY}}$ behavior for multi-channel sequences changes depending on which option is selected. 0 Each Channel Has Its Own Data Register. Each enabled ADC channel has its result written into a dedicated data register. These registers can be individually addressed over the serial interface. In this configuration, $\overline{\text{RDY}}$ is asserted after all enabled channels in a sequence have completed ADC conversions. This allows the results from all data registers to be read after a single interrupt to the host. The REPEAT function is not allowed when this feature is enabled. 1 Channels Share Data Register. $\overline{\text{RDY}}$ Asserts After Each Channel. All enabled ADC channels share a common ADC data Register. A status byte can optionally be obtained with the conversion by addressing the relevant register. In this configuration, $\overline{\text{RDY}}$ is asserted after any channel in a sequence completes a conversion. The conversion must be read before the next conversion is available as the data register is updated with the new conversion result once it is available.	0x0	R/W
6	CONT_READ_STATUS_EN		Enables Status Output in Continuous Read/Transmit. This bit determines whether a status byte is output with the conversion when continuous read or continuous transmit is enabled. In continuous read, the status byte follows immediately after the conversion. In continuous transmit, the status byte is the first byte transmitted. It is repeated in the second slot if CRC is enabled. 0 Status Byte is not output. 1 Status Byte is output. $\overline{\text{CS}}$ must be kept low for the entire data + status read.	0x0	R/W
[5:4]	CONT_READ		Continuous Data Register Read/Transmit Enable. This enables continuous read or continuous transmit of the ADC Data register. The ADC must be in a continuous conversion mode. 00 Disable Continuous Read/Transmit. 01 Enable Continuous Read. This enables continuous read of the ADC data register. The ADC must be in a continuous conversion mode. In continuous read, only reads of the ADC data register can be performed over the SPI interface, and an instruction byte is not required to address the data register. If a data register read takes too long, the read will be aborted shortly before the next ADC conversion result is due to be written into the data register. To exit continuous read, write the command 0xA5 to the SPI interface as the first byte of data after $\overline{\text{RDY}}$ goes low. Alternatively, a serial interface reset can be performed at any time by writing a pattern of 63 1s and one 0 three times to the ADC. Note that a reset by writing to the INTERFACE_CONFIG_A register is not an option to exit continuous read. 10 Enable Continuous Transmit. This enables continuous transmit of the ADC Data register. The ADC must be in a continuous conversion mode. In this mode, ADC data is automatically transmitted on SDO when a new conversion result becomes available, using the DIG_AUX2 pin as a Data Clock, DCLK. Pin DIG_AUX1 is automatically used as a Frame-Sync. Other functions of DIG_AUX1, DIG_AUX2 are automatically disabled. The data frame consists of one or two 32-bit slots. The ADC status register and a CRC byte will be included if enabled. CRC requires the use of the second slot. The data clock, DCLK, is derived from the main clock, with an optional additional divide. The divide factor must allow sufficient DCLKs for the transmission to complete before the next ADC result. The SPI serial clock, SCLK, is not used for the ADC data transmission in this mode. Register reads (except for the continuous transmit exit command) are not possible because the SDO pin is used exclusively to transmit ADC data. To exit continuous transmit, write to this register and set the CONT_READ bits to 0. Alternatively, a Serial Interface Reset (writing 63 1s and one 0 three times to the ADC) can be performed at any time. 11 Reserved.	0x0	R/W
[3:0]	MODE		ADC Operating Mode. These bits control the operating mode of the ADC. Settings not listed are reserved.	0x0	R/W

ON-CHIP REGISTER MAP

Table 92. Bit Descriptions for ADC_CTRL Register (Continued)

Bits	Bit Name	Settings	Description	Reset	Access
		0000	Continuous conversion mode (default). In continuous conversion mode, the ADC continuously performs conversions and places the result in the data register. $\overline{RDY}$ goes low when a conversion is complete. The user can read these conversions by reading the appropriate register or by enabling the continuous read or continuous transmit options.		
		0001	Continuous Conversion Mode FIR Filter. The ADC converts continuously on one channel using the FIR Filter. $\overline{RDY}$ goes low on the completion of each conversion. The user can read these conversions by reading the appropriate register or by enabling the continuous read or continuous transmit options. Note that a single channel only can be used when the FIR filter is selected.		
		0100	Single Conversion Mode. The ADC performs a single conversion (possibly repeated) on each enabled channel(s) using sinc based filters. The ADC enters standby on completion of the conversion(s).		
		0101	Standby mode. By default, all sections of the AD4170-4 are powered down except the LDOs and the serial interface. The on-chip registers retain their contents in standby mode. Functions such as the internal reference, bias voltage generator, excitation currents, on-chip oscillator can remain enabled in standby mode. The state of these functions in standby mode is controlled using the STANDBY_CTRL register.		
		0110	Power-down mode. In power-down mode, all the circuitry is powered down. The LDOs are also powered down. In power-down mode, the on-chip registers do not retain their contents. Therefore, coming out of power-down mode, all registers must be reprogrammed. To enter power-down mode, the device must first be placed in standby mode. To exit power-down mode, a serial interface reset by writing 63 1s and one 0 to the ADC three times is required.		
		0111	Idle mode. In idle mode, the ADC filter and modulator are held in a reset state even though the modulator clocks continue to be provided.		
		1000	System zero-scale (offset) calibration. Connect the system zero-scale input to the channel input pins of the selected channel. $\overline{RDY}$ goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured offset coefficient is placed in the offset register of the selected channel. Select only one channel when zero-scale calibration is being performed.		
		1001	System full-scale (gain) Calibration. Connect the system full-scale input to the channel input pins of the selected channel. $\overline{RDY}$ goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured full-scale coefficient is placed in the gain register of the selected channel. Select only one channel when full-scale calibration is being performed.		
		1010	Internal zero-scale (offset) calibration. An internal short is automatically connected to the input. $\overline{RDY}$ goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured offset coefficient is placed in the offset register of the selected channel. Select only one channel when zero-scale calibration is being performed.		

ERROR_EN REGISTER

Address: 0x72/0x73 (low/high byte), Reset: 0x0000

All the diagnostic functions can be enabled or disabled by setting the appropriate bits in this register. Writes to this register will trigger a reset of the Digital-Filter/Control-Logic/Sequencer

ON-CHIP REGISTER MAP

Table 93.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED		DLDO_PSM_ERR_EN	ALDO_PSM_ERR_EN	IOUT3_COMP_ERR_EN	IOUT2_COMP_ERR_EN	IOUT1_COMP_ERR_EN	IOUT0_COMP_ERR_EN
REF_DIFF_MIN_ERR_EN	REF_OV_UV_ERR_EN	AINM_OV_UV_ERR_EN	AINP_OV_UV_ERR_EN	ADC_CONV_ERR_EN	SPI_ERR_EN	MM_CRC_ERR_EN	ROM_CRC_ERR_EN

Table 94. Bit Descriptions for ERROR_EN Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:14]	RESERVED		Reserved.	0x0	R
13	DLDO_PSM_ERR_EN		When this bit is set, the digital LDO voltage is continuously monitored. The DLDO_PSM_ERR bit in the error register is set if the voltage being output from the digital LDO is less than 1.6 V typically.	0x0	R/W
12	ALDO_PSM_ERR_EN		When this bit is set, the analog LDO voltage is continuously monitored. The ALDO_PSM_ERR bit in the error register is set if the voltage being output from the analog LDO is less than 1.5 V typically.	0x0	R/W
11	IOUT3_COMP_ERR_EN		When this bit is set, excitation current IOUT3 is continuously monitored. The IOUT3_COMP_ERR bit in the error register is set if the current magnitude decreases.	0x0	R/W
10	IOUT2_COMP_ERR_EN		When this bit is set, excitation current IOUT2 is continuously monitored. The IOUT2_COMP_ERR bit in the error register is set if the current magnitude decreases.	0x0	R/W
9	IOUT1_COMP_ERR_EN		When this bit is set, excitation current IOUT1 is continuously monitored. The IOUT1_COMP_ERR bit in the error register is set if the current magnitude decreases.	0x0	R/W
8	IOUT0_COMP_ERR_EN		When this bit is set, excitation current IOUT0 is continuously monitored. The IOUT0_COMP_ERR bit in the error register is set if the current magnitude decreases.	0x0	R/W
7	REF_DIFF_MIN_ERR_EN		When this bit is set, the differential voltage on the selected reference source is monitored. If the voltage is less than the specified value, the REF_DIFF_MIN_ERR bit in the error register is set.	0x0	R/W
6	REF_OV_UV_ERR_EN		When this bit is set, the overvoltage/undervoltage monitor on the REFInn+ pin of the channel being converted is enabled.	0x0	R/W
5	AINM_OV_UV_ERR_EN		When this bit is set, the overvoltage/undervoltage monitor on the AINM pin of the channel being converted is enabled.	0x0	R/W
4	AINP_OV_UV_ERR_EN		When this bit is set, the overvoltage/undervoltage monitor on the AINP pin of the channel being converted is enabled.	0x0	R/W
3	ADC_CONV_ERR_EN		When this bit is set, the conversions are monitored and the ADC_CONV_ERR bit is set if the analog input is over-range or under-range.	0x0	R/W
2	SPI_ERR_EN		SPI Error Enable. This bit controls whether a SPI interface error (INTERFACE_STATUS_A register) will also assert the SPI_ERR bit in the ERROR register.	0x0	R/W
1	MM_CRC_ERR_EN		When this bit is set, a CRC calculation is performed on the memory map. Following this, periodic CRC checks are performed on the on-chip registers. If the register contents have changed due to register corruption or further register writes, the MM_CRC_ERR bit is set.	0x0	R/W
0	ROM_CRC_ERR_EN		Functions in FIR_MODE only. When this bit is set, a CRC calculation is performed on the coefficients loaded from ROM. If the coefficients loaded into RAM do not agree with the values stored in ROM, the ROM_CRC_ERR bit is set. This function is not valid when user-programmable coefficients are used.	0x0	R/W

ERROR REGISTER

Address: 0x74/0x75 (low/high byte), Reset: 0x0000

ON-CHIP REGISTER MAP

Diagnostics, such as checking overvoltages, undervoltages and checking the SPI interface, are included on the AD4170-4. The ERROR register contains the flags for the different diagnostic functions. The functions are enabled and disabled using the ERROR_EN register. Error status flags are set to 1 if an error is detected. Error status flags can be cleared by writing a 1 to the relevant bit of this register, provided the error condition no longer exists.

Table 95.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DEVICE_ERROR	RESERVED	DLDO_PSM_ERR	ALDO_PSM_ERR	IOUT3_COMP_ERR	IOUT2_COMP_ERR	IOUT1_COMP_ERR	IOUT0_COMP_ERR
REF_DIFF_MIN_ERR	REF_OV_UV_ERR	AINM_OV_UV_ERR	AINP_OV_UV_ERR	ADC_CONV_ERR	SPI_ERR	MM_CRC_ERR	ROM_CRC_ERR

Table 96. Bit Descriptions for ERROR Register

Bits	Bit Name	Settings	Description	Reset	Access
15	DEVICE_ERROR		Device Initialization status bit. A device reset is recommended if this bit is set. This bit cannot be cleared.	0x0	R
14	RESERVED		Reserved.	0x0	R
13	DLDO_PSM_ERR		Digital LDO status bit.	0x0	R/W1C
12	ALDO_PSM_ERR		Analog LDO status bit.	0x0	R/W1C
11	IOUT3_COMP_ERR		Compliance Voltage Error for IOUT3 status bit.	0x0	R/W1C
10	IOUT2_COMP_ERR		Compliance Voltage Error for IOUT2 status bit.	0x0	R/W1C
9	IOUT1_COMP_ERR		Compliance Voltage Error for IOUT1 status bit.	0x0	R/W1C
8	IOUT0_COMP_ERR		Compliance Voltage Error for IOUT0 status bit.	0x0	R/W1C
7	REF_DIFF_MIN_ERR		Reference Differential Voltage Too Small status bit.	0x0	R/W1C
6	REF_OV_UV_ERR		REFIN overvoltage/undervoltage status bit.	0x0	R/W1C
5	AINM_OV_UV_ERR		AINM overvoltage/undervoltage status bit.	0x0	R/W1C
4	AINP_OV_UV_ERR		AINP overvoltage or undervoltage status bit.	0x0	R/W1C
3	ADC_CONV_ERR		Analog input overrange/underrange status bit.	0x0	R/W1C
2	SPI_ERR		SPI Interface Error status bit.	0x0	R/W1C
1	MM_CRC_ERR		Memory map CRC Error status bit.	0x0	R/W1C
0	ROM_CRC_ERR		ROM error CRC status bit.	0x0	R/W1C

CHANNEL_EN REGISTER

Address: 0x78/0x79 (low/high byte), Reset: 0x0001

Channels are enabled using the Channel_EN register. If only one channel is enabled, there is no sequencing through channels. If multiple channels are enabled, the AD4170-4 will automatically sequence through all the enabled channels (from lowest numbered enabled channel to highest numbered enabled channel), automatically applying the setup conditions associated with the channel and generating conversions from each of the enabled channels (the number of conversions being set using the CHANNEL_SETUPn register). When using the sequencer, Channel 0 must always be one of the enabled channels. Certain ADC Modes (Conversion with FIR filter and calibrations) are only performed on a single channel basis. If no channel is enabled, the AD4170-4 internally selects Channel 0.

Writes to this register will trigger a reset of the Digital Filter/Control Logic/Sequencer.

Table 97.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CH_15	CH_14	CH_13	CH_12	CH_11	CH_10	CH_9	CH_8
CH_7	CH_6	CH_5	CH_4	CH_3	CH_2	CH_1	CH_0

Table 98. Bit Descriptions for CHANNEL_EN Register

Bits	Bit Name	Settings	Description	Reset	Access
15	CH_15		Enables Channel 15 in the Sequencer.	0x0	R/W

ON-CHIP REGISTER MAP

Table 98. Bit Descriptions for CHANNEL_EN Register (Continued)

Bits	Bit Name	Settings	Description	Reset	Access
14	CH_14		Enables Channel 14 in the Sequencer.	0x0	R/W
13	CH_13		Enables Channel 13 in the Sequencer.	0x0	R/W
12	CH_12		Enables Channel 12 in the Sequencer.	0x0	R/W
11	CH_11		Enables Channel 11 in the Sequencer.	0x0	R/W
10	CH_10		Enables Channel 10 in the Sequencer.	0x0	R/W
9	CH_9		Enables Channel 9 in the Sequencer.	0x0	R/W
8	CH_8		Enables Channel 8 in the Sequencer.	0x0	R/W
7	CH_7		Enables Channel 7 in the Sequencer.	0x0	R/W
6	CH_6		Enables Channel 6 in the Sequencer.	0x0	R/W
5	CH_5		Enables Channel 5 in the Sequencer.	0x0	R/W
4	CH_4		Enables Channel 4 in the Sequencer.	0x0	R/W
3	CH_3		Enables Channel 3 in the Sequencer.	0x0	R/W
2	CH_2		Enables Channel 2 in the Sequencer.	0x0	R/W
1	CH_1		Enables Channel 1 in the Sequencer.	0x0	R/W
0	CH_0		Enables Channel 0 in the Sequencer. Note that if multiple channels are being enabled, Channel 0 must always be used.	0x1	R/W

CHANNEL_SETUP REGISTERS

Address: 0x80 (low byte of CHANNEL_SETUP0) to 0xBC (high byte of CHANNEL_SETUP15) in Increments of 4, Reset: 0x0000

Sixteen channel setup registers are included on the AD4170-4, CHANNEL_SETUP0 to CHANNEL_SETUP15. Via each register, the user can select the setup. The setup is selectable from eight different options defined by the user. When the ADC converts, it automatically sequences through all enabled channels. The REPEAT function indicates the number of conversions to be performed on the channel every time it is selected. This allows the user to sample some channels multiple times in a sequence, if required. Each time a channel is selected, a delay can be added to allow the front-end circuitry to settle before the ADC begins converting. Writes to this register will trigger a reset of the Digital Filter/Control Logic/Sequencer.

Table 99.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
REPEAT							
RESERVED	DELAY			RESERVED	SETUP		

Table 100. Bit Descriptions for CHANNEL_SETUP Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:8]	REPEAT		Number of Times to Repeat This Channel. This setting allows for multiple conversions on a given channel before moving onto the next channel in the sequence. A single conversion only is performed on the channel when REPEAT is set to '0'. Note that this function cannot be used when the per-channel data registers are used (all channels must share a DATA register). The REPEAT function also does not function with the FIR filter.	0x0	R/W
7	RESERVED		Reserved.	0x0	R
[6:4]	DELAY		Delay to Add After Channel Switch. These bits allow a programmable delay to be added after the ADC selects the channel. This delay occurs before the ADC begins gathering samples on the channel. This is useful if external front-end circuitry needs some settling time. The delays specified are relative to the modulator clock frequency, f_{MOD} (MCLK/4), where MCLK is (main clock/Clock Divide), configured using the CLOCK_CTRL register.	0x0	R/W
		000	0 Delay.		
		001	Delay $16 * f_{MOD}$.		
		010	Delay $256 * f_{MOD}$.		
		011	Delay $1024 * f_{MOD}$.		
		100	Delay $2048 * f_{MOD}$.		

ON-CHIP REGISTER MAP

Table 100. Bit Descriptions for CHANNEL_SETUP Register (Continued)

Bits	Bit Name	Settings	Description	Reset	Access
		101	Delay $4096 * f_{MOD}$.		
		110	Delay $8192 * f_{MOD}$.		
		111	Delay $16384 * f_{MOD}$.		
3	RESERVED		Reserved.	0x0	R
[2:0]	SETUP		Setup select. These bits identify which of the eight setups are used to configure the ADC for this channel. A setup comprises of: AFE, FILTER, FILTER_FS, MISC, offset register, and gain register. All channels can use the same setup, in which case the same 3-bit value must be written to these bits on all active channels. Alternatively, up to eight channels can be configured differently.	0x0	R/W

CHANNEL_MAP REGISTERS

Address: 0x82 (low byte of CHANNEL_MAP0) to 0xBE (high byte of CHANNEL_MAP15) in increments of 4, Reset: 0x0001

Sixteen channel registers are included on the AD4170-4, CHANNEL_MAP0 to CHANNEL_MAP15. Via each register, the user can configure the channel (AINP input and AINM input). Writes to this register will trigger a reset of the Digital Filter/Control Logic/Sequencer.

Table 101.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	RESERVED					AINP_N	
	RESERVED					AINM_N	

Table 102. Bit Descriptions for CHANNEL_MAP Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:13]	RESERVED		Reserved.	0x0	R
[12:8]	AINP_N		Multiplexer Positive Input for This Channel.	0x0	R/W
		00000	AIN0.		
		00001	AIN1.		
		00010	AIN2.		
		00011	AIN3.		
		00100	AIN4.		
		00101	AIN5.		
		00110	AIN6.		
		00111	AIN7.		
		01000	AIN8.		
		01001	Reserved.		
		01010	Reserved.		
		01011	Reserved.		
		01100	Reserved.		
		01101	Reserved.		
		01110	Reserved.		
		01111	Reserved.		
		10000	Reserved.		
		10001	TEMP_SENSOR+.		
		10010	(AVDD-AVSS)/5+.		
		10011	(IOVDD-DGND)/5+.		
		10100	DAC.		
		10101	ALDO.		
		10110	DLDO.		
		10111	AVSS.		
		11000	DGND.		

ON-CHIP REGISTER MAP

Table 102. Bit Descriptions for CHANNEL_MAP Register (Continued)

Bits	Bit Name	Settings	Description	Reset	Access
		11001	REFIN+.		
		11010	REFIN-.		
		11011	REFIN2+.		
		11100	REFIN2-.		
		11101	REFOUT.		
		11110	Reserved.		
		11111	Reserved.		
[7:5]	RESERVED		Reserved.	0x0	R
[4:0]	AINM_N		Multiplexer Negative Input for This Channel.	0x1	R/W
		00000	AIN0.		
		00001	AIN1.		
		00010	AIN2.		
		00011	AIN3.		
		00100	AIN4.		
		00101	AIN5.		
		00110	AIN6.		
		00111	AIN7.		
		01000	AIN8.		
		01001	Reserved.		
		01010	Reserved.		
		01011	Reserved.		
		01100	Reserved.		
		01101	Reserved.		
		01110	Reserved.		
		01111	Reserved.		
		10000	Reserved.		
		10001	TEMP_SENSOR-.		
		10010	(AVDD-AVSS)/5-.		
		10011	(IOVDD-DGND)/5-.		
		10100	DAC- (GND).		
		10101	ALDO.		
		10110	DLDO.		
		10111	AVSS.		
		11000	DGND.		
		11001	REFIN+.		
		11010	REFIN-.		
		11011	REFIN2+.		
		11100	REFIN2-.		
		11101	REFOUT.		
		11110	Reserved.		
		11111	Reserved.		

MISCELLANEOUS (MISC) REGISTERS

Address: 0xC0 (low byte of MISC0) to 0x122 (high byte of MISC7) in increments of 14, Reset: 0x0000

The AD4170-4 has eight miscellaneous registers, MISC0 to MISC7. Each MISC register is associated with a setup; MISCn is associated with Setup n. Chopping of excitation currents, chopping of the multiplexer and AC excitation are configured using these registers. Writes to this register will trigger a reset of the Digital Filter/Control Logic/Sequencer.

ON-CHIP REGISTER MAP

Table 103.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CHOP_IEXC		RESERVED				CHOP_ADC	
RESERVED						BURNOUT	

Table 104. Bit Descriptions for MISC Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:14]	CHOP_IEXC		Excitation Current Chopping Control. This enables chopping of pairs of Excitation currents for applications where better matching of excitation currents is required such as 3-wire RTD. The pair of excitation currents being chopped should have the same value. So, both currents in pair AB should have the same magnitude and both currents in pair CD should have the same magnitude. 00 No Chopping of Excitation Currents. Excitation currents are not swapped/chopped. 01 Chopping of IOUT0 and IOUT1 (pair AB) Excitation Currents. The output pin selections for the IOUT0 and IOUT1 excitation currents are periodically swapped, conversions are taken on each phase and the two conversions are averaged. 10 Chopping of IOUT2 and IOUT3 (pair CD) Excitation Currents. The output pin selections for the IOUT2 and IOUT3 excitation currents are periodically swapped, conversions are taken on each phase and the two conversions are averaged. 11 Chopping of Both Pairs (pair AB and pair CD) of Excitation Currents. The output pin selections for (IOUT0, IOUT1) and (IOUT2, IOUT3) excitation currents are periodically swapped, conversions are taken on each phase and the two conversions are averaged.	0x0	R/W
[13:10]	RESERVED		Reserved.	0x0	R
[9:8]	CHOP_ADC		Chopping. This enables chopping functionality, which can reduce offset errors. The channel settling time generally increases if chopping is enabled, because internal conversions must be performed for both polarities of chop. 00 No Chopping. No chopping is performed. 01 Chops Internal Multiplexer. The internal multiplexer periodically swaps the positive and negative analog inputs, the ADC performs internal conversions on each of these selections and then averages the two conversions. This minimizes offset and offset drift. 10 AC Excitation using 4 General-Purpose Outputs 11 AC Excitation using 2 General-Purpose Outputs	0x0	R/W
[7:2]	RESERVED		Reserved.	0x0	R
[1:0]	BURNOUT		Burnout Current Values. These currents are available on MUXP and MUXM so, if enabled for a channel, the currents are only active when the channel is selected. 00 Off. 01 $\pm 100\text{nA}$. 10 $\pm 2\mu\text{A}$. 11 $\pm 10\mu\text{A}$.	0x0	R/W

AFE REGISTERS

Address: 0xC2 (low byte of AFE0) to 0x124 (high byte of AFE7) in increments of 14, Reset: 0x0050

The AD4170-4 has eight AFE registers, AFE0 to AFE7. Each AFE register is associated with a setup; AFE_n is associated with Setup n. In the AFE register, the PGA gain, reference source, polarity, reference buffers are configured. Writes to this register will trigger a reset of the Digital Filter/Control Logic/Sequencer.

Table 105.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED				REF_BUF_M		REF_BUF_P	
RESERVED	REF_SELECT		BIPOLAR	PGA_GAIN			

ON-CHIP REGISTER MAP

Table 106. Bit Descriptions for AFE Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:12]	RESERVED		Reserved.	0x0	R
[11:10]	REF_BUF_M	00 Precharge Buffer. 01 Full Buffer. 10 Bypass. 11 Reserved.	REFINn Buffer- Enable.	0x0	R/W
[9:8]	REF_BUF_P	00 Precharge Buffer. 01 Full Buffer. 10 Bypass. 11 Reserved.	REFINn Buffer+ Enable.	0x0	R/W
7	RESERVED		Reserved.	0x0	R
[6:5]	REF_SELECT	00 REFIN+, REFIN-. 01 REFIN2+, REFIN2-. 10 REFOUT, AVSS. The 2.5 V REFOUT must be enabled separately in the REF_CONTROL register. 11 AVDD, AVSS.	ADC Reference Selection.	0x2	R/W
4	BIPOLAR	0 Unipolar. Nominal Span is 0 V to V_{REF}/PGA_GAIN . ADC data encoding is straight binary: 0V differential results in 0x000000 and +Full-Scale results in 0xFFFFF 1 Bipolar. Nominal Span is $-V_{REF}/PGA_GAIN$ to $+V_{REF}/PGA_GAIN$. ADC data encoding is twos complement: 0 V differential results in 0x000000, +Full-Scale results in 0x7FFFFF and -Full-Scale results in 0x800000.	Select Bipolar or Unipolar ADC Span.	0x1	R/W
[3:0]	PGA_GAIN	0000 PGA Gain = 1. 0001 PGA Gain = 2. 0010 PGA Gain = 4. 0011 PGA Gain = 8. 0100 PGA Gain = 16. 0101 PGA Gain = 32. 0110 PGA Gain = 64. 0111 PGA Gain = 128. 1000 PGA Gain = 0.5. 1001 PGA Gain = 1 Precharge Buffer.	PGA Gain Selection. Settings not listed are reserved.	0x0	R/W

FILTER REGISTERS

Address: 0xC4 (low byte of FILTER0) to 0x126 (high byte of FILTER7) in increments of 14, Reset: 0x0000

The AD4170-4 has eight filter registers, FILTER0 to FILTER7. Each filter register is associated with a setup; FILTERn is associated with Setup n. In the FILTER register, the filter type is selected. This register is not relevant when using continuous conversion mode FIR. Writes to this register will trigger a reset of the Digital Filter/Control Logic/Sequencer.

Table 107.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							
POST_FILTER_SEL				FILTER_TYPE			

ON-CHIP REGISTER MAP

Table 108. Bit Descriptions for FILTER Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:8]	RESERVED		Reserved.	0x0	R
[7:4]	POST_FILTER_SEL	0000 0001 0010 0011 0101	Post Filter. The post filters allow simultaneous rejection of 50 Hz and 60 Hz interference with reasonable settling time while giving good rejection. Settings not listed are reserved. No Post Filter. Post Filter for simultaneous 50/60 Hz Rejection with 40 ms Settling. This post filter provides rejection of 50 Hz and 60 Hz with approximately 40 ms settling if the output rate of the preceding sinc ³ /sinc ⁵ + Avg filter is configured to 1200 Hz (FS = 416 for 16 MHz clock with clock divide set to 1 and ADC chopping disabled). Post Filter for simultaneous 50/60 Hz Rejection with 50 ms Settling. This post filter provides rejection of 50 Hz and 60 Hz with approximately 50 ms settling if the output rate of the preceding sinc ³ /sinc ⁵ + Avg filter is configured to 1200 Hz (FS = 416 for 16 MHz clock with clock divide set to 1 and ADC chopping disabled). Post Filter for simultaneous 50/60 Hz Rejection with 60 ms Settling. This post filter provides rejection of 50 Hz and 60 Hz with approximately 60 ms settling if the output rate of the preceding sinc ³ /sinc ⁵ + Avg filter is configured to 1200 Hz (FS = 416 for 16 MHz clock with clock divide set to 1 and ADC chopping disabled). Post Filter for Average-By-16. The sinc filter (sinc ³ or sinc ⁵ + Avg) is followed by an averaging block. The sinc filter can use FILTER_FS values between 4 and 1024.	0x0	R/W
[3:0]	FILTER_TYPE	0000 0100 0110	Filter Mode for Sinc-Based Filters. This determines the type of digital filter to be used. There are restrictions on the allowed FILTER_FS values depending on the filter type, and whether any post filtering is performed. This register setting is not relevant if using the CONVERT_FIR operating Mode. Settings not listed are reserved. Sinc ⁵ + Avg. This digital filter option uses a fixed sinc ⁵ filter followed by a programmable amount of averaging. Allowed FILTER_FS values are 4, 8, 12, multiples of 4 up to 65532. Sinc ⁵ . This digital filter option uses a programmable sinc ⁵ filter. Allowed FILTER_FS values are 1, 2, 4, multiples of 4 up to 256. Sinc ³ . This digital filter option uses a programmable sinc ³ filter. Allowed FILTER_FS values are 4, 8, 12, multiples of 4 up to 65532.	0x0	R/W

FILTER_FS REGISTERS

Address: 0xC6 (low byte of FILTER_FS0) to 0x128 (high byte of FILTER_FS7) in increments of 14, Reset: 0x0004

The AD4170-4 has eight FILTER_FS registers, FILTER_FS0 to FILTER_FS7. Each FILTER_FS register is associated with a setup; FILTER_FSn is associated with Setup n. The output data rate is set using this register. Writes to this register will trigger a reset of the Digital Filter/Control Logic/Sequencer.

Table 109.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				FS[15:8]			
				FS[7:0]			

ON-CHIP REGISTER MAP

Table 110. Bit Descriptions for FILTER_FS Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:0]	FS		Filter Select Word for Digital Filters. This configures the digital filter which determines the ADC conversion speed and the noise performance. When using the FIR filter, allowed FS values are 4, 8, 16, 32, 64, and 128. For the sinc ³ and sinc ⁵ + Avg filters, allowed FS values are 4, 8, 12, multiples of 4 up to 65532. For the sinc ⁵ filter, allowed FS values are 1, 2, 4, multiples of 4 up to 256.	0x4	R/W

OFFSET REGISTERS

Address: 0xC8 (low byte of OFFSET0) to 0x12A (high byte of OFFSET7) in increments of 14, Reset: 0x000000

The AD4170-4 has eight offset registers, OFFSET0 to OFFSET7. Each offset register is associated with a setup; OFFSETn is associated with Setup n. The OFFSET registers are 24-bit registers and hold the offset calibration coefficient for the ADC and its power-on reset value is 0x000000. Each of these registers is a read/write register. These registers are used in conjunction with the associated GAIN register to form a register pair. The power-on reset value is automatically overwritten if an internal or system zero-scale calibration is initiated by the user. It is recommended to place the ADC in standby mode or idle mode when writing to the offset registers.

Table 111.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				OFFSET[23:16]			
				OFFSET[15:8]			
				OFFSET[7:0]			

Table 112. Bit Descriptions for OFFSET Register

Bits	Bit Name	Settings	Description	Reset	Access
[23:0]	OFFSET		ADC Offset Coefficient.	0x0	R/W

GAIN REGISTERS

Address: 0xCB (low byte of GAIN0) to 0x12D (high byte of GAIN7) in increments of 14, Reset: 0x555555

The AD4170-4 has eight gain registers, GAIN0 to GAIN7. Each GAIN register is associated with a setup; GAINn is associated with Setup n. The GAIN registers are 24-bit registers and hold the full-scale calibration coefficient for the ADC. Although the gain error is factory-calibrated for all gains, the GAIN register has a default value of 0x555555. The GAIN register contains this value on power-on and after a reset. The GAIN registers are read/write registers. However, when writing to the registers, it is recommended to place the ADC in standby mode or idle mode. The default value is automatically overwritten if a system full-scale calibration is initiated by the user or the registers are written to.

Table 113.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				GAIN[23:16]			
				GAIN[15:8]			
				GAIN[7:0]			

Table 114. Bit Descriptions for GAIN Register

Bits	Bit Name	Settings	Description	Reset	Access
[23:0]	GAIN		ADC Gain Coefficient.	0x555555	R/W

REF_CONTROL REGISTER

Address: 0x130/0x131 (low/high byte), Reset: 0x0001

The internal 2.5 V reference is enabled/disabled using this register. Note that the internal reference must be enabled when the DAC, internal temperature sensor or excitation currents are being used. It also must be enabled if a channel selects the internal reference for its conversion using the REF_SELECT bits.

ON-CHIP REGISTER MAP

Table 115.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							REF_EN
RESERVED							

Table 116. Bit Descriptions for REF_CONTROL Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:1]	RESERVED		Reserved.	0x0	R
0	REF_EN	0 1	Internal Reference Enable. Disable internal reference. Enable internal reference and output to REFOUT.	0x1	R/W

V_BIAS REGISTER

Address: 0x134/0x135 (low/high byte), Reset: 0x0000

The internal bias voltage which equals $(AVDD + AVSS)/2$ is enabled/disabled using this channel.

Table 117.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							VBIAS_IN8_EN
VBIAS_IN7_EN	VBIAS_IN6_EN	VBIAS_IN5_EN	VBIAS_IN4_EN	VBIAS_IN3_EN	VBIAS_IN2_EN	VBIAS_IN1_EN	VBIAS_IN0_EN

Table 118. Bit Descriptions for V_BIAS Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:9]	RESERVED		Reserved.	0x0	R/W
8	VBIAS_IN8_EN		Enable Voltage Bias on AIN8.	0x0	R/W
7	VBIAS_IN7_EN		Enable Voltage Bias on AIN7.	0x0	R/W
6	VBIAS_IN6_EN		Enable Voltage Bias on AIN6.	0x0	R/W
5	VBIAS_IN5_EN		Enable Voltage Bias on AIN5.	0x0	R/W
4	VBIAS_IN4_EN		Enable Voltage Bias on AIN4.	0x0	R/W
3	VBIAS_IN3_EN		Enable Voltage Bias on AIN3.	0x0	R/W
2	VBIAS_IN2_EN		Enable Voltage Bias on AIN2.	0x0	R/W
1	VBIAS_IN1_EN		Enable Voltage Bias on AIN1.	0x0	R/W
0	VBIAS_IN0_EN		Enable Voltage Bias on AIN0.	0x0	R/W

I_PULL_UP REGISTER

Address: 0x136/0x137 (low/high byte), Reset: 0x0000

Pull-up currents of approximately 100nA can be enabled/disabled on the analog input pins using this register.

Table 119.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							I_PULLUP_IN8_EN
I_PULLUP_IN7_EN	I_PULLUP_IN6_EN	I_PULLUP_IN5_EN	I_PULLUP_IN4_EN	I_PULLUP_IN3_EN	I_PULLUP_IN2_EN	I_PULLUP_IN1_EN	I_PULLUP_IN0_EN

Table 120. Bit Descriptions for I_PULL-UP Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:9]	RESERVED		Reserved.	0x0	R/W

ON-CHIP REGISTER MAP

Table 120. Bit Descriptions for I_PULLUP Register (Continued)

Bits	Bit Name	Settings	Description	Reset	Access
8	I_PULLUP_IN8_EN		Enable Pull-up Current on AIN8.	0x0	R/W
7	I_PULLUP_IN7_EN		Enable Pull-up Current on AIN7.	0x0	R/W
6	I_PULLUP_IN6_EN		Enable Pull-up Current on AIN6.	0x0	R/W
5	I_PULLUP_IN5_EN		Enable Pull-up Current on AIN5.	0x0	R/W
4	I_PULLUP_IN4_EN		Enable Pull-up Current on AIN4.	0x0	R/W
3	I_PULLUP_IN3_EN		Enable Pull-up Current on AIN3.	0x0	R/W
2	I_PULLUP_IN2_EN		Enable Pull-up Current on AIN2.	0x0	R/W
1	I_PULLUP_IN1_EN		Enable Pull-up Current on AIN1.	0x0	R/W
0	I_PULLUP_IN0_EN		Enable Pull-up Current on AIN0.	0x0	R/W

CURRENT_SOURCE REGISTERS

Address: 0x138 (low byte of CURRENT_SOURCE0) to 0x13E (high byte of CURRENT_SOURCE3) in increments of 2, Reset: 0x0000

The AD4170-4 has four excitation currents (IOUT0 to IOUT3) which can be programmed independently. The current source is enabled and the pin on which the current is available is selected using this register. When two matched excitation currents are required, IOUT0 and IOUT1 (pair AB) should be used together and IOUT2 and IOUT3 (pair CD) should be used together.

Table 121.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED				I_OUT_PIN			
RESERVED				I_OUT_VAL			

Table 122. Bit Descriptions for CURRENT_SOURCEn Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:13]	RESERVED		Reserved.	0x0	R
[12:8]	I_OUT_PIN		Selects the pin on which the excitation current is available.	0x0	R/W
		00000	IOUT is Available on AIN0.		
		00001	IOUT is Available on AIN1.		
		00010	IOUT is Available on AIN2.		
		00011	IOUT is Available on AIN3.		
		00100	IOUT is Available on AIN4.		
		00101	IOUT is Available on AIN5.		
		00110	IOUT is Available on AIN6.		
		00111	IOUT is Available on AIN7.		
		01000	IOUT is Available on AIN8.		
		01001	Reserved.		
		01010	Reserved.		
		01011	Reserved.		
		01100	Reserved.		
		01101	Reserved.		
		01110	Reserved.		
		01111	Reserved.		
		10000	Reserved.		
		10001	IOUT is Available on GPIO0.		
		10010	IOUT is Available on GPIO1.		
		10011	IOUT is Available on GPIO2.		
		10100	IOUT is Available on GPIO3.		

ON-CHIP REGISTER MAP

Table 122. Bit Descriptions for CURRENT_SOURCEn Register (Continued)

Bits	Bit Name	Settings	Description	Reset	Access
		10101 to 11111	Reserved.		
[7:3]	RESERVED		Reserved.	0x0	R
[2:0]	I_OUT_VAL		Current Source Value. The internal reference must be enabled when the excitation currents are being used. The internal reference can be enabled via the REF_CONTROL register.	0x0	R/W
		000	0 μ A.		
		001	10 μ A.		
		010	50 μ A.		
		011	100 μ A.		
		100	250 μ A.		
		101	500 μ A.		
		110	1000 μ A.		
		111	1500 μ A.		

FIR_CONTROL REGISTER

Address: 0x140/0x141 (low/high byte), Reset: 0x0001

When using continuous conversion mode FIR, the FIR filter to use (default or user-programmed) is selected using this register.

Table 123.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED		FIR_MODE		RESERVED	COEFF_SET		RESERVED
RESERVED				FIR_LENGTH			

Table 124. Bit Descriptions for FIR_CONTROL Register

Bits	Bit Name	Settings	Description	Reset	Access
15	RESERVED		Reserved.	0x0	R/W
[14:12]	FIR_MODE		Selects FIR Type.	0x0	R/W
		000	FIR Default. Selects the default FIR filter and ignores any programmed FIR_Length and FIR Coefficient values. Selecting any other FIR filter will disable correct operation of the default internal FIR filter. A reset is required to recover access to the default internal FIR filter.		
		001	FIR Programmable with Odd Symmetric Coefficients. This selects an FIR with an Odd number of Symmetric Coefficients (Order = $2 \times \text{FIR_LENGTH} - 2$.)		
		010	FIR Programmable with Even Symmetric Coefficients. This selects an FIR with an Even number of Symmetric Coefficients (Order = $2 \times \text{FIR_LENGTH} - 1$.)		
		011	FIR Programmable with Odd Anti-Symmetric Coefficients. This selects an FIR with an Odd number of Anti-Symmetric Coefficients (Order = $2 \times \text{FIR_LENGTH} - 2$.)		
		100	FIR Programmable with Even Anti-Symmetric Coefficients. This selects an FIR with an Even number of Anti-Symmetric Coefficients (Order = $2 \times \text{FIR_LENGTH} - 1$.)		
		101	FIR Programmable with Asymmetric Coefficients. This selects an FIR with Asymmetric Coefficients (Order = $\text{FIR_LENGTH} - 1$). The maximum Order of this FIR type is approx. half the size of the other FIR types.		
		110	Reserved.		
		111	Reserved.		
11	RESERVED		Reserved.	0x0	R
10	COEFF_SET		Selects Which Set of FIR Coefficients to Use. Up to 2 sets of FIR Coefficients can be programmed, to allow ease of switching between different filter responses. This bit selects which of the sets of programmable FIR coefficients the ADC should use for subsequent conversions. 0 = Use Coefficient Addresses 0 to $\text{FIR_LENGTH} - 1$ 1 = Use Coefficient Addresses 72 to $72 + \text{FIR_LENGTH} - 1$. This bit is irrelevant if using the Default internal FIR.	0x0	R/W
[9:7]	RESERVED		Reserved.	0x0	R

ON-CHIP REGISTER MAP

Table 124. Bit Descriptions for FIR_CONTROL Register (Continued)

Bits	Bit Name	Settings	Description	Reset	Access
[6:0]	FIR_LENGTH		Number of Programmed Coefficients. The number of coefficients must be between 4 and 72. The actual FIR Order is approximately $2 \times \text{FIR_LENGTH}$ for most FIR types. This value is irrelevant if the Default internal FIR is used.	0x1	R/W

COEFF_WRITE_DATA REGISTER

Address: 0x143 (low byte) to 0x146 (high byte), Reset: 0x00000000

User generated coefficients are written to the AD4170-4 using this register.

Table 125.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							
COEFF_WR_DATA[23:16]							
COEFF_WR_DATA[15:8]							
COEFF_WR_DATA[7:0]							

Table 126. Bit Descriptions for COEFF_WRITE_DATA Register

Bits	Bit Name	Settings	Description	Reset	Access
[31:24]	RESERVED		Reserved.	0x0	R
[23:0]	COEFF_WR_DATA		Data Write to Addressed Coefficient. Writing to this register will load the value into the coefficient memory at the addressed location.	0x0	R/W

COEFF_READ_DATA REGISTER

Address: 0x147 (low byte) to 0x14A (high byte), Reset: 0x00000000

The coefficients written to the AD4170-4 can be read back using this register.

Table 127.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							
COEFF_RD_DATA[23:16]							
COEFF_RD_DATA[15:8]							
COEFF_RD_DATA[7:0]							

Table 128. Bit Descriptions for COEFF_READ_DATA Register

Bits	Bit Name	Settings	Description	Reset	Access
[31:24]	RESERVED		Reserved.	0x0	R
[23:0]	COEFF_RD_DATA		Data Read from Addressed Coefficient	0x0	R

COEFF_ADDRESS REGISTER

Address: 0x14B/0x14C (low/high byte), Reset: 0x0000

The address to which FIR coefficients are written or read from are set using the COEFF_ADDRESS register.

Table 129.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							
COEFF_ADDR							

ON-CHIP REGISTER MAP

Table 130. Bit Descriptions for COEFF_ADDRESS Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:8]	RESERVED		Reserved.	0x0	R
[7:0]	COEFF_ADDR		Address for FIR Coefficient Read/Write. Up to two sets of FIR coefficients can be programmed.	0x0	R/W

COEFF_WR_RD_STB REGISTER

Address: 0x14D/0x14E (low/high byte), Reset: 0x0000

Table 131.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							
RESERVED							COEFF_RD_STB

Table 132. Bit Descriptions for COEFF_WR_RD_STB Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:1]	RESERVED		Reserved.	0x0	R
0	COEFF_RD_STB		Read bit for Coefficient Address. This bit must be set to 1 to read the addressed coefficient into the COEFF_READ_DATA register. This bit is set to 0 automatically when the read is completed.	0x0	R/W

DAC_SPAN REGISTER

Address: 0x150/0x151 (low/high byte), Reset: 0x0000

The output span of the DAC is selected using the DAC_SPAN register.

Table 133.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							
RESERVED							DAC_GAIN

Table 134. Bit Descriptions for DAC_SPAN Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:1]	RESERVED		Reserved.	0x0	R
0	DAC_GAIN		Select DAC Gain. This bit selects the gain for the DAC output buffer 0 DAC output range is 0V to REFOUT (referenced to AVSS). 1 DAC output range is 0 V to 2 × REFOUT (referenced to AVSS). Note that the DAC output requires a headroom of 250 mV below AVDD. Therefore, if AVDD < 5.25 V, the maximum output from the DAC should be limited to (AVDD – 0.25 V).	0x0	R/W

DAC_ENABLE REGISTER

Address: 0x152/0x153 (low/high byte), Reset: 0x0000

The DAC is enabled and disabled using the DAC_ENABLE register.

Table 135.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							
RESERVED							DAC_EN

ON-CHIP REGISTER MAP

Table 136. Bit Descriptions for DAC_ENABLE Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:1]	RESERVED		Reserved.	0x0	R
0	DAC_EN	0 1	DAC Enable. DAC Disabled. DAC Enabled.	0x0	R/W

HW_TOGGLE_MASK REGISTER

Address: 0x154/0x155 (low/high byte), Reset: 0x0000

The DAC can be updated from register DAC_INPUT_A or DAC_INPUT_B. Pin DIG_AUX2 can be used to control the writing of the data from the register to the DAC. The 12-bit DAC value is loaded from DAC_INPUT_A on the falling edge of DIG_AUX2 while the value from DAC_INPUT_B is loaded on the rising edge of DIG_AUX2.

The HW_TOGGLE_EN function takes priority over the LDAC functionality if both are enabled for the DAC.

Table 137.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							
RESERVED							HW_TOGGLE_EN

Table 138. Bit Descriptions for HW_TOGGLE_MASK Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:1]	RESERVED		Reserved.	0x0	R
0	HW_TOGGLE_EN		DAC Hardware Toggle using pin DIG_AUX2. The DIG_AUX2 pin must be configured separately (using the DIG_AUX2_CTRL bits) to work with the DAC.	0x0	R/W

HW_LDAC_MASK REGISTER

Address: 0x156/0x157 (low/high byte), Reset: 0x0000

Pin DIG_AUX2 can be used to control the transfer of data from the DAC_INPUT_A register to the DAC. The 12-bit value is transferred from the register on the negative edge of DIG_AUX2.

Table 139.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							
RESERVED							HW_LDAC_EN

Table 140. Bit Descriptions for HW_LDAC_MASK Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:1]	RESERVED		Reserved.	0x0	R
0	HW_LDAC_EN		DAC Hardware LDAC using pin DIG_AUX2. The DIG_AUX2 pin must be configured separately (using the DIG_AUX2_CTRL bits) to work with the DAC.	0x0	R/W

DAC_DATA REGISTER

Address: 0x158/0x159 (low/high byte), Reset: 0x0000

Data can be written directly to the DAC using the DAC_DATA register. In this case, no LDAC functionality is required.

ON-CHIP REGISTER MAP

Table 141.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED				DAC_VALUE[11:8]			
DAC_VALUE[7:0]							

Table 142. Bit Descriptions for DAC_DATA Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:12]	RESERVED		Reserved.	0x0	R
[11:0]	DAC_VALUE		DAC Register Data.	0x0	R/W

SW_TOGGLE_TRIGGERS REGISTER

Address: 0x168/0x169 (low/high byte), Reset: 0x0000

The DAC can be updated with a digital value from register DAC_INPUT_A or DAC_INPUT_B using the SW_TOGGLE_TRIGGERS register.

Table 143.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							
RESERVED							SW_TOGGLE

Table 144. Bit Descriptions for SW_TOGGLE_TRIGGERS Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:1]	RESERVED		Reserved.	0x0	R
0	SW_TOGGLE		DAC SW TOGGLE. When SW_TOGGLE is 0, the 12-bit value DAC_INPUT_A is loaded into the DAC. When SW_TOGGLE is 1, the 12-bit value DAC_INPUT_B is loaded into the DAC.	0x0	R/W

SW_LDAC REGISTER

Address: 0x16A/0x16B (low/high byte), Reset: 0x0000

The DAC can be updated with a new value from register DAC_INPUT_A using the SW_LDAC register.

Table 145.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							
RESERVED							SW_LDAC_EN

Table 146. Bit Descriptions for SW_LDAC Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:1]	RESERVED		Reserved.	0x0	R
0	SW_LDAC_EN		DAC SW LDAC. The DAC is updated with new contents from register DAC_INPUT_A when bit SW_LDAC_EN is set to 1. The bit is automatically set to 0 after the LDAC operation is completed.	0x0	R/W

DAC_INPUT_A REGISTER

Address: 0x16C/0x16D (low/high byte), Reset: 0x0000

The digital value for the DAC can be input using the DAC_INPUT_A register.

Table 147.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED				DAC_INPUT_A[11:8]			
DAC_INPUT_A[7:0]							

ON-CHIP REGISTER MAP

Table 148. Bit Descriptions for DAC_INPUT_A register

Bits	Bit Name	Settings	Description	Reset	Access
[15:12]	RESERVED		Reserved.	0x0	R
[11:0]	DAC_INPUT_A		Input Register A Data. This value is loaded into the DAC register by an LDAC or negative edge TOGGLE event.	0x0	R/W

DAC_INPUT_B REGISTER

Address: 0x17C/0x17D (low/high byte), Reset: 0x0000

The digital input for the DAC can be input using the DAC_INPUT_B register when the TOGGLE function is enabled.

Table 149.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED				DAC_INPUT_B[11:8]			
DAC_INPUT_B[7:0]							

Table 150. Bit Descriptions for DAC_INPUT_B Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:12]	RESERVED		Reserved.	0x0	R
[11:0]	DAC_INPUT_B		Input Register B Data. This value is loaded into the DAC register by a positive edge TOGGLE event.	0x0	R/W

GPIO_MODE REGISTER

Address: 0x190/0x191 (low/high byte), Reset: 0x0000

The GPIO pins are configured as inputs or outputs using the GPIO_MODE register. Note that these pins have multiple functions—GPIOs, power switch, AC excitation, reference, excitation current, and CHANNEL_TO_GPIO function. The functions are prioritized: see the [General-Purpose Inputs/Outputs \(GPIO0 to GPIO3\)](#) section for more details.

Table 151.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							
CH3_MODE		CH2_MODE		CH1_MODE		CH0_MODE	
CH3_MODE		CH2_MODE		CH1_MODE		CH3_MODE0	

Table 152. Bit Descriptions for GPIO_MODE Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:8]	RESERVED		Reserved.	0x0	R
[7:6]	CH3_MODE		GPIO3 Mode.	0x0	R/W
		00	Disabled.		
		01	Configured as an input.		
		10	Configured as an output.		
		11	Reserved.		
[5:4]	CH2_MODE		GPIO2 Mode.	0x0	R/W
		00	Disabled.		
		01	Configured as an input.		
		10	Configured as an output.		
		11	Reserved.		
[3:2]	CH1_MODE		GPIO 1 Mode.	0x0	R/W
		00	Disabled.		
		01	Configured as an input.		

ON-CHIP REGISTER MAP

Table 152. Bit Descriptions for GPIO_MODE Register (Continued)

Bits	Bit Name	Settings	Description	Reset	Access
[1:0]	CH0_MODE	10	Configured as an output.	0x0	R/W
		11	Reserved.		
		00	Disabled.		
		01	Configured as an input.		
		10	Configured as an output.		
		11	Reserved.		

GPIO_OUTPUT_DATA REGISTER

Address: 0x192/0x193 (low/high byte), Reset: 0x0000

When the GPIO pins are configured as outputs, the value on the pin is set in the GPIO_OUTPUT_DATA register.

Table 153.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							
RESERVED				CH3_OUTPUT	CH2_OUTPUT	CH1_OUTPUT	CH0_OUTPUT

Table 154. Bit Descriptions for GPIO_OUTPUT_DATA Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:4]	RESERVED		Reserved.	0x0	R
3	CH3_OUTPUT		Pin GPIO3 Output State.	0x0	R/W
2	CH2_OUTPUT		Pin GPIO2 Output State.	0x0	R/W
1	CH1_OUTPUT		Pin GPIO1 Output State.	0x0	R/W
0	CH0_OUTPUT		Pin GPIO0 Output State.	0x0	R/W

GPIO_INPUT_DATA REGISTER

Address: 0x194/0x195 (low/high byte), Reset: 0x0000

When the GPIO pins are configured as inputs, the value on the pin is displayed in the GPIO_INPUT_DATA register.

Table 155.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED							
RESERVED				CH3_INPUT	CH2_INPUT	CH1_INPUT	CH0_INPUT

Table 156. Bit Descriptions for GPIO_INPUT_DATA Register

Bits	Bit Name	Settings	Description	Reset	Access
[15:4]	RESERVED		Reserved.	0x0	R
3	CH3_INPUT		Pin GPIO3 Input State.	0x0	R
2	CH2_INPUT		Pin GPIO2 Input State.	0x0	R
1	CH1_INPUT		Pin GPIO1 Input State.	0x0	R
0	CH0_INPUT		Pin GPIO0 Input State.	0x0	R

OUTLINE DIMENSIONS

Package Drawing (Option)	Package Type	Package Description
CP-32-34	LFCSP	32-Lead Lead Frame Chip Scale Package

For the latest package outline information and land patterns (footprints), go to [Package Index](#).

Updated: May 10, 2024

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Packing Quantity	Package Option
AD4170-4BCPZ	-40°C to +105°C	LFCSP: LEADFRM CHIP SCALE		CP-32-34
AD4170-4BCPZ-RL7	-40°C to +105°C	LFCSP: LEADFRM CHIP SCALE	Reel, 1500	CP-32-34

¹ Z = RoHS Compliant Part.

EVALUATION BOARDS

Model ¹	Description
EVAL-AD4170-4ARDZ	Evaluation Board
EVAL-SDP-CK1Z	Evaluation Controller Board

¹ Z = RoHS Compliant Part.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.:](#)

[EVAL-AD4170-4ARDZ](#) [AD4170-4BCPZ-RL7](#) [AD4170-4BCPZ](#)