

SERIAL PRESENCE DETECT

M386A4G40EM2-CRC50

Organization : 4G x 72
 Composition : DDP4G x4 *36ea
 Used component part # : K4A8G045WD-MCRCM00
 # of rows in module : 4Rows
 # of banks in component : 4Banks 4BG
 Feature : 31.25mm height & double sided component
 Refresh : 8K/64ms
 Bin Sort : RC(DDR4 2400@CL=17)
 RCD Vendor and Revision : IDT ver RCD Rev.=C0, DB Rev.= A3

Byte #	Function Described	Function Supported	Hex Value	Note
		CRC50	CRC50	
0	Number of Bytes Used / Number of Bytes in SPD Device / CRC Coverage	512B Total, 384B Used	23h	
1	SPD Revision	Ver 1.1	11h	
2	Key Byte / DRAM Device Type	DDR4 SDRAM	0Ch	
3	Key Byte / Module Type	LRDIMM	04h	
4	SDRAM Density and Banks	4Gb, 4BG&4Banks	84h	
5	SDRAM Addressing	Row bits 16, Column bits 10	21h	
6	SDRAM Package Type	DDP	91h	
7	SDRAM Optional Features	Unlimited MAC	08h	
8	SDRAM Thermal and Refresh Option	Reserved	00h	
9	Other SDRAM Optional Features	sPPR supported	60h	
10	Reserved	Reserved	00h	
11	Module Nominal Voltage, VDD	1.2V	03h	
12	Module Organization	4Rx4	18h	
13	Module Memory Bus Width	64bit,ECC	0Bh	
14	Module Thermal Sensor	With TS	80h	
15-16	Reserved	Reserved	00h	
17	Timebases	MTB 125ps, FTB 1ps	00h	
18	SDRAM Minimum Cycle Time(tckavg min)	0.833ns	07h	
19	SDRAM Minimum Cycle Time(tckavg max)	1.6ns	0Dh	
20	Cas Latency Supported, First Byte	10,11,12,13,14,15,16,17,18	F8h	
21	Cas Latency Supported, Second Byte	10,11,12,13,14,15,16,17,18	0Fh	
22	Cas Latency Supported, Third Byte	10,11,12,13,14,15,16,17,18	00h	
23	Cas Latency Supported, Fourth Byte	10,11,12,13,14,15,16,17,18	00h	
24	Minimum Cas Latency Time (tAAmin)	13.75ns	6Eh	
25	Minimum RAS to CAS Delay Time(tRCD min)	13.75ns	6Eh	
26	Minimum Raw Precharge Delay Time(tRP min)	13.75ns	6Eh	
27	Upper Nibbles for tRASmin and tRCmin	tRAS=32ns, tRC=45.75ns	11h	
28	Minimum Active to Precharge Delay Time (tRASmin), Least Significant Byte	tRAS=32ns	00h	
29	Minimum Active to Active/Refresh Delay Time (tRCmin), Least Significant Byte	tRC=45.75ns	6Eh	
30	Minimum Refresh Recovery Delay Time (tRFC1min), LSB	260ns	20h	
31	Minimum Refresh Recovery Delay Time (tRFC1min), MSB	260ns	08h	
32	Minimum Refresh Recovery Delay Time (tRFC2min), LSB	160ns	00h	
33	Minimum Refresh Recovery Delay Time (tRFC2min), MSB	160ns	05h	
34	Minimum Refresh Recovery Delay Time (tRFC4min), LSB	110ns	70h	
35	Minimum Refresh Recovery Delay Time (tRFC4min), MSB	110ns	03h	
36	Minimum Four Active Window Time (tFAWmin), Most Significant Nibble	13ns	00h	
37	Minimum Four Activate Window Time (tFAWmin), Least Significant Byte	13ns	68h	
38	Minimum Active to Active Delay Time (tRRD_smin), different Bank Group	3.3ns	1Bh	
39	Minimum Active to Active Delay Time (tRRD_Lmin), Same Bank Group	4.9ns	28h	
40	Minimum CAS to CAS Delay Time(tCCD_Lmin), same bank group	5ns	28h	

SERIAL PRESENCE DETECT

Byte #	Function Described	Function Supported	Hex Value	Note
		CRC50	CRC50	
41	Upper Nibble for tWRmin	15ns	00h	
42	Minimum Write Recovery Time(tWRmin)	15ns	78h	
43	Upper Nibbles for tWTRmin	2.5ns	00h	
44	Minimum Write to Read Time(tWTR_smin), different bank group	2.5ns	14h	
45	Minimum Write to Read Time(tWTR_Lmin), same bank group	7.5ns	3Ch	
46-59	Reserved	Reserved	00h	
60	Connector to SDRAM Bit Mapping	DQ0-3	0Bh	
61	Connector to SDRAM Bit Mapping	DQ4-7	0Bh	
62	Connector to SDRAM Bit Mapping	DQ8-11	0Bh	
63	Connector to SDRAM Bit Mapping	DQ12-15	0Bh	
64	Connector to SDRAM Bit Mapping	DQ16-19	0Bh	
65	Connector to SDRAM Bit Mapping	DQ20-23	0Bh	
66	Connector to SDRAM Bit Mapping	DQ24-27	0Bh	
67	Connector to SDRAM Bit Mapping	DQ28-31	0Bh	
68	Connector to SDRAM Bit Mapping	CB0-3	0Bh	
69	Connector to SDRAM Bit Mapping	CB4-7	0Bh	
70	Connector to SDRAM Bit Mapping	DQ32-35	0Bh	
71	Connector to SDRAM Bit Mapping	DQ36-39	0Bh	
72	Connector to SDRAM Bit Mapping	DQ40-43	0Bh	
73	Connector to SDRAM Bit Mapping	DQ44-47	0Bh	
74	Connector to SDRAM Bit Mapping	DQ48-51	0Bh	
75	Connector to SDRAM Bit Mapping	DQ52-55	0Bh	
76	Connector to SDRAM Bit Mapping	DQ56-59	0Bh	
77	Connector to SDRAM Bit Mapping	DQ60-63	0Bh	
78-116	Reserved	reserved	00h	
117	Fine Offset for Minimum CAS to CAS Delay Time(tCCD_Lmin), same bank group	5ns	00h	
118	Fine Offset for Minimum Activate to Acticate Delay Time(tRRD_L_min), Same Bank Group	4.9ns	9Ch	
119	Fine Offset for Minimum Activate to Acticate Delay Time(tRRD_Smin), Different Bank Group	3.3ns	B5h	
120	Fine Offset for Minimum Activate to Acticate/Refresh Delay Time(tRCmin)	45.75ns	00h	
121	Fine Offset for Minimum Row Precharge Delay Time(tRPmin)	13.75ns	00h	
122	Fine Offset for Minimum RAS to CAS Delay Time(tRCD_min)	13.75ns	00h	
123	Fine Offset for Minimum CAS Latency Delay Time(tAA_min)	13.75ns	00h	
124	Fine Offset for DRAM Maximum Cycle Time(tCKAVG_max)	1.6ns	E7h	
125	Fine Offset for DRAM Minimum Cycle Time(tCKAVG_min)	0.833ns	D6h	
126	Cyclical Redundancy Code	-	33h	
127	Cyclical Redundancy Code	-	C7h	
128	Raw Card Extension, Module Nominal Height	R/C D 2.0,31.25mm	11h	
129	Module Maximum Thickness	(Each side)1<lt;thickness<lt;t;2mm	11h	
130	Reference Raw Card Used	R/C D 2.0	43h	
131	DIMM Module Attributes	2row 1register	09h	
132	LRDIMM Thermal Heat Spreader Solution	W/O H/S	00h	
133	Register and Data Buffer Manufacturer ID Code, Least Significant Byte	IDT	80h	
134	Register and Data Buffer Manufacturer ID Code, Most Significant Byte	IDT	B3h	
135	Register Revision Number	IDT C0	30h	
136	Address Mapping from Register to DRAM	Mirrored	01h	
137	Register Ouput Drive Strength for Control	CS:Moderate, CMD/ADD :Very Strong,	76h	

SERIAL PRESENCE DETECT

Byte #	Function Described	Function Supported	Hex Value	Note
		CRC50	CRC50	
		ODT :Moderate, CKE :Strong		
138	Register Output Strength for CK	Strong	0Ah	
139	Data Buffer Revision Number	IDT RCD(C0), DB(A3)	A3h	
140	DRAM VrefDQ for Package Rank 0	R1: 78.85% , R2: 63.85%	1Dh	
141	DRAM VrefDQ for Package Rank 1	R1: 78.85% , R2: 63.85%	1Dh	
142	DRAM VrefDQ for Package Rank 2	R1: 78.85% , R2: 63.85%	1Dh	
143	DRAM VrefDQ for Package Rank 3	R1: 78.85% , R2: 63.85%	1Dh	
144	Data Burrer VrefDQ for DRAM Interface	VrefDQ value	25h	
145	Data Buffer MDQ Drive Strength and RTT for data rate < 1866	34ohm, 48ohm	15h	
146	Data Buffer MDQ Drive Strength and RTT for data rate < 2400	34ohm, 48ohm	15h	
147	Data Buffer MDQ Drive Strength and RTT for data rate < 3200	40ohm, Disabled	00h	
148	DRAM Drive Strength (for data rates 1866 < data rate < 2400, and 2400 < data rate < 3200)	34ohm, 34ohm, 34ohm	00h	
149	DRAM ODT (RTT_WR and RTT_NOM) for data rate < 1866	240ohm,240ohm	14h	
150	DRAM ODT (RTT_WR and RTT_NOM) for 1866 < data rate <2400	240ohm,240ohm	14h	
151	DRAM ODT (RTT_WR and RTT_NOM) for 2400 < data rate < 3200	Off, Disabled	00h	
152	DRAM ODT (RTT_PARK) for data rate < 1866	Rank2&3 =RZQ (240 ?),Rank 0 &1=RZQ/7 (34 ?)	27h	
153	DRAM ODT (RTT_PARK) for data rate 1866 < data rate < 2400	Rank2&3 =RZQ (240 ?),Rank 0 &1=RZQ/7 (34 ?)	27h	
154	DRAM ODT (RTT_PARK) for data rate 2400 < data rate < 3200	Disabled, Disabled	00h	
155-253	Reserved	Reserved	00h	
254	Cyclical Redundancy Code	-	61h	
255	Cyclical Redundancy Code	-	9Bh	
256-319	Reserved	Reserved	00h	
320	Module Manufacturer's ID Code, Least Significant Byte	Samsung	80h	
321	Module Manufacturer's ID Code, Most Significant Byte	Samsung	CEh	
322	Module Manufacturing Location	Samsung	00h	
323	Module Manufacturing Date	Year	00h	
324	Module Manufacturing Date	Week	00h	
325	Module Serial Number	-	00h	
326	Module Serial Number	-	00h	
327	Module Serial Number	-	00h	
328	Module Serial Number	-	00h	
329	Module Part Number	M	4Dh	
330	Module Part Number	3	33h	
331	Module Part Number	8	38h	
332	Module Part Number	6	36h	
333	Module Part Number	A	41h	
334	Module Part Number	4	34h	
335	Module Part Number	G	47h	
336	Module Part Number	4	34h	
337	Module Part Number	0	30h	
338	Module Part Number	E-die	45h	
339	Module Part Number	M	4Dh	
340	Module Part Number	2	32h	
341	Module Part Number	-	2Dh	
342	Module Part Number	C	43h	

SERIAL PRESENCE DETECT

Byte #	Function Described	Function Supported	Hex Value	Note
		CRC50	CRC50	
343	Module Part Number	R	52h	
344	Module Part Number	C	43h	
345	Module Part Number	Blank	20h	
346	Module Part Number	Blank	20h	
347	Module Part Number	Blank	20h	
348	Module Part Number	Blank	20h	
349	Module Revision Code	0.0	00h	
350	DRAM Manufacturer's ID Code, Least Sgnificant Byte	SAMSUNG	80h	
351	DRAM Manufacturer's ID Code, Most Sgnificant Byte	SAMSUNG	CEh	
352	DRAM Stepping	Ver 0.0	00h	
353-380	Module Manufacturer's Specific Data	Reserved	00h	
381	Module Manufacturer's Specific Data	Reserved	DDh	
382-383	Reserved	Reserved	00h	
384-511	End User Programmable	Reserved	00h	

Note : 1. ??? ??????
 2. ??? ??????
 3. ??? ??????