


# INA630 Precision, 126dB CMRR, Indirect Current Feedback Instrumentation Amplifier

## 1 Features

- Optimized for cost and size sensitive applications
- Super-beta bipolar precision:
  - High common-mode rejection: 126dB (minimum) for  $G = 20V/V$  to  $1000V/V$
  - Low offset voltage:  $60\mu V$  (typical),  $350\mu V$  (maximum)
  - Low offset voltage drift:  $0.7\mu V/^\circ C$  (typical),  $2\mu V/^\circ C$  (maximum)
  - Low gain non-linearity: 10ppm ( $G = 100V/V$ ) (maximum)
  - High power supply rejection: 123dB (minimum) for  $G = 20V/V$  to  $1000V/V$
  - Voltage noise density:  $40nV/\sqrt{Hz}$  at  $f = 1kHz$
- Gain set with external resistor divider for  $G \geq 20V/V$ 
  - Maximum differential input voltages of  $\pm 125mV$
- Bandwidth: 550kHz ( $G = 20$ ), 100kHz ( $G = 100$ )
- Supply range:
  - Single-supply: 4.5V to 36V
  - Dual-supply:  $\pm 2.25V$  to  $\pm 18V$
  - Supply current:  $300\mu A$  (typical)
- Specified temperature range:  $-40^\circ C$  to  $+125^\circ C$

## 2 Applications

- [Battery cell formation & test equipment](#)
- [Flat panel display \(FPD\) shorting bar pattern generator](#)
- [Electrocardiogram \(ECG\)](#)
- [Weigh scale](#)



INA630 Simplified Internal Schematic

## 3 Description


The INA630 is a high-precision instrumentation amplifier that offers low power consumption and operates over a wide single-supply or dual-supply range. The INA630 is optimized for small differential voltages ( $\pm 125mV$  maximum) while providing excellent common-mode suppression (126dB CMRR). The INA630 offers flexible gain setting with an external resistor divider of minimum  $G = 20V/V$ .

The INA630 is based on an indirect current feedback architecture that offers low gain error and non-linearity. Due to the architecture the reference pin impedance does not degrade the CMRR performance. The device enables wider input and output voltage range compared to traditional instrumentation amplifiers. The device has high precision as a result of super-beta input transistors, which provide low input offset voltage, offset voltage drift, low bias current and current noise.

### Package Information

PART NUMBER	PACKAGE (1)	PACKAGE SIZE(2)
INA630	DDF (SOT-23-THN, 8)	2.9mm × 2.8mm

- (1) For all available packages, see [Section 11](#).
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



CMRR vs Frequency (RTI)




## Table of Contents

<b>1 Features</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>19</b>
<b>2 Applications</b> .....	<b>1</b>	8.1 Application Information.....	19
<b>3 Description</b> .....	<b>1</b>	8.2 Typical Applications.....	21
<b>4 Device Comparison Table</b> .....	<b>3</b>	8.3 Power Supply Recommendations.....	22
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.4 Layout.....	23
<b>6 Specifications</b> .....	<b>4</b>	<b>9 Device and Documentation Support</b> .....	<b>25</b>
6.1 Absolute Maximum Ratings.....	4	9.1 Third-Party Products Disclaimer.....	25
6.2 ESD Ratings .....	4	9.2 Documentation Support.....	25
6.3 Recommended Operating Conditions.....	4	9.3 Receiving Notification of Documentation Updates....	25
6.4 Thermal Information.....	4	9.4 Support Resources.....	25
6.5 Electrical Characteristics.....	5	9.5 Trademarks.....	25
6.6 Typical Characteristics.....	7	9.6 Electrostatic Discharge Caution.....	25
<b>7 Detailed Description</b> .....	<b>15</b>	9.7 Glossary.....	25
7.1 Overview.....	15	<b>10 Revision History</b> .....	<b>25</b>
7.2 Functional Block Diagram.....	15	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	<b>25</b>
7.3 Feature Description.....	16		
7.4 Device Functional Modes.....	18		

## 4 Device Comparison Table

DEVICE	DESCRIPTION	GAIN EQUATION	GAIN PINS
INA630	Precision, 126dB CMRR, Indirect Current Feedback Instrumentation Amplifier	$G = 1 + R2 / R1$	5, 6
INA823	Precision, Low-Power, Wide-Supply (2.7V to 36V) Instrumentation Amplifier	$G = 1 + 100k\Omega / RG$	1, 8
INA826	Precision, 200µA Supply Current, Wide-Supply (2.7V to 36V) Instrumentation Amplifier with Rail-to-Rail Output	$G = 1 + 49.4k\Omega / RG$	2, 3
INA821	35µV Offset, 0.4µV/°C $V_{OS}$ Drift, 7nV/√Hz Noise, High-Bandwidth, Precision Instrumentation Amplifier	$G = 1 + 49.4k\Omega / RG$	2, 3
INA819	35µV Offset, 0.4µV/°C $V_{OS}$ Drift, 8nV/√Hz Noise, Low-Power, Precision Instrumentation Amplifier	$G = 1 + 50k\Omega / RG$	2, 3
INA818	35µV Offset, 0.4µV/°C $V_{OS}$ Drift, 8nV/√Hz Noise, Low-Power, Precision Instrumentation Amplifier	$G = 1 + 50k\Omega / RG$	1, 8
INA828	50µV Offset, 0.5µV/°C $V_{OS}$ Drift, 7nV/√Hz Noise, Low-Power, Precision Instrumentation Amplifier	$G = 1 + 50k\Omega / RG$	1, 8
INA333	25µV $V_{OS}$ , 0.1µV/°C $V_{OS}$ Drift, 1.8V to 5V, RRO, 50µA $I_Q$ , Chopper-Stabilized INA	$G = 1 + 100k\Omega / RG$	1, 8

## 5 Pin Configuration and Functions



**Figure 5-1. DDF Package, 8-Pin SOT-23 (Top View)**

### Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
NC	1	–	Not connected.
INN	2	Input	Negative (inverting) input
INP	3	Input	Positive (noninverting) input
VS–	4	Power	Negative supply
REF	5	Input	Reference input.
FB	6	Input	Feedback input. Connect gain-setting resistor pair. Connect R1 between pin 5 and pin 6. Connect R2 between pin 6 and pin 7.
OUT	7	Output	Output
VS+	8	Power	Positive supply

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>S</sub>	Supply voltage	Dual supply (–V <sub>S</sub> ), (+V <sub>S</sub> )	–20	20	V
		Single supply V <sub>S</sub>		40	
INN, INP, REF, FB	Signal input pins	Voltage	(–V <sub>S</sub> ) – 0.5	(+V <sub>S</sub> ) + 0.5	V
		Current	–10	10	mA
		Differential voltage between INN and INP or REF and FB	(–V <sub>S</sub> ) – 0.5	(+V <sub>S</sub> ) + 0.5	V
OUT	Signal output pins	(–V <sub>S</sub> ) – 0.5	(+V <sub>S</sub> ) + 0.5	V	
	Output short-circuit <sup>(2)</sup>	Continuous			
T <sub>A</sub>	Operating Temperature	–50	150	°C	
T <sub>J</sub>	Junction Temperature		175	°C	
T <sub>stg</sub>	Storage Temperature	–65	150	°C	

- Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- Short-circuit to V<sub>S</sub> / 2.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage, V <sub>S</sub>	Single-supply	4.5	36	V
	Dual-supply	±2.25	±18	
Specified temperature, T <sub>A</sub>	Specified temperature	–40	125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		INA630	UNIT
		DDF (SOT-23)	
		8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	177.8	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	97.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	99.3	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	13.3	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	98.9	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ ,  $R_L = 10\text{k}\Omega$ ,  $V_{\text{REF}} = 0\text{V}$ , and  $G = 20$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>INPUT (<math>I_{\text{NP}}</math>, <math>I_{\text{NN}}</math>)</b>							
$V_{\text{OS}}$	Offset voltage	RTI			-60	±350	$\mu\text{V}$
		RTI, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$				±450	
	Offset voltage drift <sup>(1)</sup>	RTI, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			±0.7	±2	$\mu\text{V}/^\circ\text{C}$
PSRR	Power-supply rejection ratio	RTI, $V_S = \pm 2.25\text{V}$ to $\pm 18\text{V}$		123	130		dB
CMRR	Common-mode rejection ratio	At DC to 60Hz, RTI $V_{\text{CM}} = (V_-) + 1.75\text{V}$ to $(V_+) - 1.5\text{V}$ $G = 20$ to $1000$		126	133		dB
<b>INPUT (<math>I_{\text{NP}}</math>, <math>I_{\text{NN}}</math>, <math>V_{\text{REF}}</math>, <math>V_{\text{FB}}</math>)</b>							
$Z_{\text{id}}$	Differential impedance				100    1		$\text{G}\Omega$    $\text{pF}$
$Z_{\text{ic}}$	Common-mode impedance				100    7		$\text{G}\Omega$    $\text{pF}$
$V_{\text{CM}}$	Operating voltage	$V_S = \pm 2.25\text{V}$ to $\pm 18\text{V}$ , $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		$(V_-) + 1.75$		$(V_+) - 1.5$	V
$V_{\text{DM}}$	Differential operating voltage	$V_S = \pm 2.25\text{V}$ to $\pm 18\text{V}$ , $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		-125		125	mV
$I_{\text{B}}$	Input bias current <sup>(2)</sup>	$V_{\text{CM}} = V_S/2$			2.5	15	nA
		Input bias current drift <sup>(1)</sup>		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			15
$I_{\text{OS}}$	Input offset current	$V_{\text{CM}} = V_S/2$			9	250	pA
		Input offset current drift <sup>(1)</sup>		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			1.5
<b>NOISE VOLTAGE</b>							
$e_{\text{N}}$	Voltage noise	$f = 1\text{kHz}$ , $G = 20, 100$ , $R_S = 0\Omega$			36		$\text{nV}/\sqrt{\text{Hz}}$
		$f_{\text{B}} = 0.1\text{Hz}$ to $10\text{Hz}$ , $G = 20$ or $100$ , $R_S = 0\Omega$			0.9		$\mu\text{V}_{\text{PP}}$
$i_{\text{N}}$	Current noise	$f = 1\text{kHz}$			40		$\text{fA}/\sqrt{\text{Hz}}$
		$f_{\text{B}} = 0.1\text{Hz}$ to $10\text{Hz}$ , $G = 100$			3		$\text{pA}_{\text{PP}}$
<b>GAIN</b>							
G	Gain equation				1+R2 / R1		V/V
		Gain range			20	1000	V/V
GE	Gain error <sup>(1)</sup>	$R1 = 1\text{k}\Omega$	$G = 20$ , $V_O = \pm 2.5\text{V}$		±0.03	0.15	%
			$G = 100$ , $V_O = \pm 10\text{V}$		±0.05	0.15	
	Gain drift <sup>(1)</sup>	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	$G = 20$		3	10	$\text{ppm}/^\circ\text{C}$
			$G = 100$		2.5	8	$\text{ppm}/^\circ\text{C}$
	Gain nonlinearity <sup>(1)</sup>	$R_L = 10\text{k}\Omega$	$G = 20$ , $V_O = -2.5\text{V}$ to $2.5\text{V}$			40	ppm
			$G = 100$ , $V_O = -10\text{V}$ to $10\text{V}$		1	10	ppm
<b>OUTPUT</b>							
	Output voltage swing			$(V_-) + 1.75$		$(V_+) - 1.5$	V
	Load capacitance stability				1000		pF
$Z_{\text{O}}$	Closed-loop output impedance	$f = 10\text{kHz}$			100		$\Omega$
$I_{\text{SC}}$	Short-circuit current	Continuous to $V_S/2$			±20		mA
<b>FREQUENCY RESPONSE</b>							
BW	Bandwidth, -3dB	$G = 20$			550		kHz
		$G = 100$			100		
		$G = 1000$			10		
SR	Slew rate	$G = 20$ , $V_O = \pm 2.5\text{V}$			3.5		V/ $\mu\text{s}$
		$G = 100$ , $V_O = \pm 2.5\text{V}$			1.5		
$t_{\text{S}}$	Settling time	0.01%, $V_{\text{STEP}} = 5\text{V}$	$G = 20$		5		$\mu\text{s}$
			$G = 100$		15		
		0.001%, $V_{\text{STEP}} = 5\text{V}$	$G = 20$		7.5		
			$G = 100$		25		


at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ ,  $R_L = 10\text{k}\Omega$ ,  $V_{\text{REF}} = 0\text{V}$ , and  $G = 20$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER SUPPLY</b>						
$I_Q$	Quiescent current	$V_{\text{IN}} = 0\text{V}$		300	375	$\mu\text{A}$
		vs temperature, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			475	


- (1) Specified by design and characterization.
- (2) The input stage has NPN transistors, thus the input bias current flows into the device.

## 6.6 Typical Characteristics


at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ ,  $R_L = 10\text{k}\Omega$ ,  $V_{REF} = 0\text{V}$ , and  $G = 20\text{V/V}$  (unless otherwise noted)




**Figure 6-1. Typical Distribution of Input Stage Offset Voltage,  $G = 20\text{V/V}$**



**Figure 6-2. Typical Distribution of Input Stage Offset Voltage Drift,  $G = 20\text{V/V}$**



**Figure 6-3. Typical Distribution of Input Stage Offset Voltage Drift,  $G = 100\text{V/V}$**



**Figure 6-4. Typical Distribution of Gain Error for  $G=100$**

### 6.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ ,  $R_L = 10\text{k}\Omega$ ,  $V_{REF} = 0\text{V}$ , and  $G = 20\text{V/V}$  (unless otherwise noted)




Figure 6-5. Typical Distribution of Positive Input Bias Current (INP),  $T_A = 25^\circ\text{C}$




Figure 6-6. Typical Distribution of Negative Input Bias Current (INN),  $T_A = 25^\circ\text{C}$




Figure 6-7. Typical Distribution of Positive Input Bias Current (INP),  $T_A = 85^\circ\text{C}$




Figure 6-8. Typical Distribution of Input Offset Current,  $T_A = 25^\circ\text{C}$




Figure 6-9. Input Bias Current (INP, INN) vs Temperature










Figure 6-10. Input Offset Current vs Temperature

### 6.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ ,  $R_L = 10\text{k}\Omega$ ,  $V_{REF} = 0\text{V}$ , and  $G = 20\text{V/V}$  (unless otherwise noted)



### 6.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ ,  $R_L = 10\text{k}\Omega$ ,  $V_{REF} = 0\text{V}$ , and  $G = 20\text{V/V}$  (unless otherwise noted)




Figure 6-17. Current Noise Spectral Density vs Frequency (RTI)




Figure 6-18. 0.1Hz to 10Hz RTI Current Noise,  $G = 20\text{V/V}$




Figure 6-19. 0.1Hz to 10Hz RTI Voltage Noise,  $G = 20\text{V/V}$




Figure 6-20. 0.1Hz to 10Hz RTI Voltage Noise,  $G = 100\text{V/V}$




Figure 6-21. Supply Current vs Differential Input Voltage






Figure 6-22. Input Current vs Differential Input Voltage

## 6.6 Typical Characteristics (continued)


at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ ,  $R_L = 10\text{k}\Omega$ ,  $V_{REF} = 0\text{V}$ , and  $G = 20\text{V/V}$  (unless otherwise noted)




**Figure 6-23. Gain Nonlinearity vs Output Voltage,  $G = 100\text{V/V}$**



**Figure 6-24. Offset Voltage vs Negative Common-Mode Voltage**



**Figure 6-25. Offset Voltage vs Positive Common-Mode Voltage**



**Figure 6-26. Positive Output Voltage Swing vs Output Current**

### 6.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ ,  $R_L = 10\text{k}\Omega$ ,  $V_{REF} = 0\text{V}$ , and  $G = 20\text{V/V}$  (unless otherwise noted)




Figure 6-27. Negative Output Voltage Swing vs Output Current




Figure 6-28. Input Voltage vs Output Voltage for Dual Supply  $V_S = \pm 15\text{V}$




Figure 6-29. Input Voltage vs Output Voltage for Single Supply  $V_S = 5\text{V}$




Figure 6-30. Large-Signal Frequency Response,  $G = 20\text{V/V}$




Figure 6-31. Large-Signal Frequency Response,  $G = 100\text{V/V}$






Figure 6-32. Overshoot vs Capacitive Loads, Rising

## 6.6 Typical Characteristics (continued)


at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ ,  $R_L = 10\text{k}\Omega$ ,  $V_{REF} = 0\text{V}$ , and  $G = 20\text{V/V}$  (unless otherwise noted)




**Figure 6-33. Overshoot vs Capacitive Loads, Falling**




**Figure 6-34. Small-Signal Response,  $G = 20\text{V/V}$**




**Figure 6-35. Small-Signal Response,  $G = 100\text{V/V}$**



**Figure 6-36. Large-Signal Step Response,  $G = 20\text{V/V}$**





**Figure 6-37. EMIRR vs Frequency, Common Mode**



**Figure 6-38. EMIRR vs Frequency, Differential Mode**

### 6.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ ,  $R_L = 10\text{k}\Omega$ ,  $V_{REF} = 0\text{V}$ , and  $G = 20\text{V/V}$  (unless otherwise noted)



## 7 Detailed Description


### 7.1 Overview

The INA630 is a monolithic precision instrumentation amplifier that incorporates an indirect current-feedback architecture. The block diagram in [Figure 7-1](#) provides an overview of the functionality of this architecture. The differential input signal ( $V_{DM}$ ) is converted by the transconductance amplifier ( $g_{m1}$ ) into an input current ( $I_{IN}$ ). The common-mode voltage ( $V_{CM}$ ) is thereby directly rejected on the inputs. An additional transconductance amplifier ( $g_{m2}$ ) converts the feedback voltage across  $R1$  ( $V_{FB} - V_{REF}$ ) into a feedback current ( $I_{FB}$ ).  $I_{FB}$  is then subtracted from the input current  $I_{IN}$ . The integrator amplifier ( $g_{m3}$ ) converts the differential current back to an output voltage ( $V_{OUT}$ ). If  $V_{DM}$  is far different then feedback voltage,  $I_{OUT}$  increases and thus  $V_{OUT}$  increases. When the input differential voltage and the feedback voltage are the same, generating  $I_{IN}$  and  $I_{REF}$  to be the same, the differential current  $I_{OUT}$  is zero and  $V_{OUT}$  is stabilized.

An accurate output voltage is dependent on the differential current  $I_{OUT}$ , therefore the matching of the two transconductances  $g_{m1}$  and  $g_{m2}$  primarily defines the linearity and accuracy of this architecture. In the INA630, gain is set externally by the ratio of resistors  $R1$  and  $R2$ . Unlike a traditional INA, in the indirect current feedback architecture, the input common-mode voltage is rejected by the first transconductance amplifier ( $g_{m1}$ ) and the output swing is not limited by the input common-mode voltage.

The precision performance of the INA630 is optimized for maximum differential input voltages less than  $\pm 125\text{mV}$ . When this limit is exceeded, the differential voltage protection scheme shown in [Input Protection](#) limit the input current to a safe level while ensuring the outputs to stay within the rails.

### 7.2 Functional Block Diagram




**Figure 7-1. Detailed Schematic of INA630**

## 7.3 Feature Description

### 7.3.1 Setting the Gain

Figure 7-2 shows that the gain of the INA630 is set by a resistor divider ( $R_1$ ,  $R_2$ ) connected between the output, feedback, and reference pin.



**Figure 7-2. Simplified Diagram of the INA630 With Gain Equations**

The value of  $R_1$  and  $R_2$  is selected according to:

$$G = 1 + \frac{R_2}{R_1} \quad (1)$$

Table 7-1 lists several commonly used gains and feedback resistor values. The table also shows the theoretical gain error that is caused by the worst-case tolerance of available 0.05% resistors, which means that both resistors have the opposite absolute error.

**Table 7-1. Examples for Feedback Resistor Values (0.05%) and Maximum Gain Error**

DESIRED GAIN	$R_1$ ( $\Omega$ ) (0.05%)	$R_2$ ( $\Omega$ ) (0.05%)	GAIN ERROR (MAX) (%)
20	1k	18.88k	0.5
50	1k	49.3k	0.28
80	1k	78.7k	0.23
100	1k	98.81k	0.09
120	1k	118.35k	0.54
150	1k	148.6k	0.24
200	1k	198.1k	0.4
500	1k	498.8k	0.01
1000	1k	1M	0.1

#### 7.3.1.1 Gain Error and Drift

Instrumentation amplifiers can set the gain by a single resistor, whereas in the INA630, the gain and thus the gain accuracy is determined by the relative match of the external feedback resistor network  $R_1$  and  $R_2$ .



An advantage of this configuration becomes evident for temperature drifts. In traditional instrumentation amplifiers, the external resistor must match the internal monolithic resistors. Discrete resistors are available with a ratio temperature coefficient of  $< 10\text{ppm}/^\circ\text{C}$  to achieve excellent gain drift performance.

### 7.3.2 Linear Input Voltage Range

The indirect current feedback architecture in the INA630 enables a simple design procedure to verify whether the operating input voltages of the application lie within the linear input and output voltage ranges of the INA630, given by:

- Maximum input and output voltage is within specified range of  $V_{S+} - 1.75\text{V}$  and  $V_{S-} - 1.5\text{V}$
- Operating differential input voltage is within specified range of  $V_{DM(\text{MAX})} = \pm 125\text{mV}$


Figure 7-3 and Figure 7-4 show the most common operating conditions and the corresponding linear operating ranges.



### 7.3.3 Input Protection

The maximum differential input voltage of the INA630 is internally limited to  $\pm 125\text{mV}$ . Traditionally this is achieved with a resistor connected to back-to-back diodes. When the differential input voltage exceeds a threshold, one of the diode starts to conduct and the resistor defines the maximum input current that can be quite large. There is a trade-off to accept between large input current for small resistors and increased noise and offset behavior for larger resistance.


The INA630 incorporates a JFET clamping structure provide low series resistance under normal conditions. In the fault case when the inputs are more than the maximum differential input voltage of  $\pm 125\text{mV}$ , the protection circuitry limits the input current to a value of approximately  $40\mu\text{A}$ .



**Figure 7-5. Input Current Path During Large Differential Input Voltage Condition**

**Note**

Many instrumentation amplifiers include a JFET clamping circuit that protect the device for input voltages exceeding supply voltages. In the INA630, the JFET clamping structure is connected between the input pins to protect the device against differential input overloading.



**Figure 7-6. Input Current (IBP, IBN) vs Differential Input Voltage**

**7.4 Device Functional Modes**

The INA630 has a single functional mode and is operational when the power supply voltage is greater than 4.5V ( $\pm 2.25V$ ). The maximum power-supply voltage for the INA630 is 36V ( $\pm 18V$ ).

## 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information


#### 8.1.1 Reference Pin

In traditional 3-op amp instrumentation amplifier, the output voltage is developed with respect to the voltage on the reference pin (REF). Often in dual-supply operation, this reference pin connects to the low-impedance system ground so any additional impedance at the reference pin degrades the CMRR and gain accuracy.

Impedance on the INA630 reference pin does not affect the CMRR due to the architecture.

However, gain accuracy can be affected by impedance on the reference pin (see [Equation 2](#)):

$$G = 1 + \frac{R_2 + R_{REF}}{R_1} \quad (2)$$



**Figure 8-1. Effect of Reference Pin Impedance on Gain Accuracy**

To ensure negligible effect of the reference pin impedance on the gain accuracy (<0.001%), keep:


- Reference impedance < 0.2Ω for G = 20V/V, R1 = 1kΩ
- Reference impedance < 1Ω for G = 100V/V, R1 = 1kΩ

Voltage reference devices can provide low-impedance voltage sources for the reference pin.

### 8.1.2 Input Bias Current Return Path

The input impedance of the INA630 is extremely high (approximately  $100\text{G}\Omega$ ). However, a path must be provided for the input bias current of both inputs. This input bias current is typically  $3\text{nA}$ . High input impedance means that this input bias current changes little with varying input voltage.

For proper operation, input circuitry must provide a path for this input bias current. [Figure 8-2](#) shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range of the INA630 and the input amplifiers saturate. If the differential source resistance is low, the bias current return path connects to one input (as shown in the thermocouple example in [Figure 8-2](#)). With a higher source impedance, using two equal resistors provides a balanced input with possible advantages of a lower input offset voltage as a result of bias current and better high-frequency, common-mode rejection.




Copyright © 2017, Texas Instruments Incorporated

**Figure 8-2. Providing an Input Common-Mode Current Path**

## 8.2 Typical Applications

### 8.2.1 Current Shunt Monitoring in Battery Testing Systems

Figure 8-3 shows a current shunt monitoring design for the INA630. This exemplary circuit is designed to monitor charging and discharging currents through a battery cell of  $\pm 100\text{A}$ . The INA630 is configured in a gain of  $125\text{V/V}$  and optimized to enable accuracy of  $0.05\%$  over a temperature range of  $40^\circ\text{C}$ . The output is a bipolar-ended voltage of  $\pm 2.5\text{V}$  to feed into a bipolar ADC.



**Figure 8-3. Battery Testing Current Shunt Monitor Circuit**

#### 8.2.1.1 Design Requirements

For this application, the design requirements are as follows:

- Charging and discharging current for single-cell battery of up to  $\pm 100\text{A}$
- Sense resistor  $R_{\text{SENSE}}$  of  $200\mu\Omega$ , equal to  $V_{\text{SENSE}}$  of  $\pm 20\text{mV}$
- Maximum common-mode voltage of  $V_{\text{BAT}}$  at  $4.2\text{V}$
- Bipolar output voltage of  $\pm 2.5\text{V}$

#### 8.2.1.2 Detailed Design Procedure

This chapter details the procedure to lay out the gain resistor network, containing  $R_1$  and  $R_2$ . Additional guidance is provided to verify that the given input voltage lies within the allowed operating range.

The selection of the current shunt resistor is an important step for an accurate battery test system. A large shunt resistor increases power dissipation which degrades the drift performance. A small resistor on the other side requires a high-performance front end. For this design, the given charging current  $I_{\text{CHARGE}}$  is  $\pm 100\text{A}$ , so  $R_{\text{SENSE}}$  is selected to be  $200\mu\Omega$  for best trade-off.

In charging mode, Equation 3 show the sense voltage to the input of the INA630:

$$V_{\text{SENSE}} = I_{\text{CHARGE}} \times R_{\text{SENSE}} = \pm 20\text{mV} \quad (3)$$

The full-scale range for the selected ADC is at  $5\text{V}$ . The reference pin is grounded. Equation 4 shows the gain:

$$G = V_{\text{OUT}} / V_{\text{SENSE}} = 125\text{V/V} \quad (4)$$

- $G$  represents the gain of the instrumentation amplifier.
- $V_{\text{SENSE}}$  represents the differential voltage at the INA630 inputs which is within the maximum allowed differential input voltage of  $\pm 125\text{mV}$ .

Select R1 as  $\geq 1\text{k}\Omega$  to optimize accuracy of the circuit. Equation 5 shows the R1:


$$R2 = R1 \times (G-1) = R2 = 1\text{k}\Omega \times (125-1) = 124\text{k}\Omega \quad (5)$$

The maximum common-mode voltage of the application is the same as the maximum voltage on the battery cell which is at 5V. The minimum common-mode voltage is the discharged battery cell which during manufacturing flow can be close to 0V. Due to the architecture the limitations for maximum common-mode voltage are simply given by  $V_{IN(\min)} = (V-) + 1.75\text{V}$  and  $V_{IN(\max)} = (V+) - 1.5\text{V}$ , in this example  $V_{IN(\min)} = -8.25\text{V}$  and  $V_{IN(\max)} = 8.5\text{V}$ . The operating input voltage is at 5V+20mV (maximum) and 0V–20mV (minimum) which is within the allowed range.

### 8.2.1.3 Application Curves

Many modern signal-conditioning applications calibrate errors at room temperature. In battery testing systems, the errors resulting from temperature drifts are more relevant. In an application with the INA630, the change of resistance due to the temperature coefficient of resistance (TCR) of the external resistor network is most relevant for the drift performance.

Figure 8-4 shows a calculation of the drift error contribution of the INA630 including the gain error drift and offset drift performance. To demonstrate the effect of the external resistor network, the drift error contribution for a 10ppm/°C and 25ppm/°C resistor network are shown.



Note: Choosing resistors with good TC tracking can cancel the drift error contribution of the external resistor network.

**Figure 8-4. Maximum Drift Error (ppm) vs Temperature Rise (°C)**

## 8.3 Power Supply Recommendations

The nominal performance of the INA630 is specified with a supply voltage of  $\pm 15\text{V}$  and midsupply reference voltage. The device also operates using power supplies from  $\pm 2.25\text{V}$  (4.5V) to  $\pm 18\text{V}$  (36V) and non-midsupply reference voltages with excellent performance. Parameters that can vary significantly with operating voltage and reference voltage are shown in [Typical Characteristics](#).


## 8.4 Layout

### 8.4.1 Layout Guidelines


Attention to good layout practices is always recommended. For best operational performance of the device, use good PCB layout practices, including:

- Make sure that both input paths are well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals.
- Noise propagates into analog circuitry through the power pins of the circuit as a whole and of the device. Bypass capacitors reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1µF ceramic bypass capacitors between each supply pin and ground and place the capacitors as close as possible to the device. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in [Figure 8-6](#).
- Keep the traces as short as possible.

### 8.4.2 Layout Examples



**Figure 8-5. Example Schematic**



**Figure 8-6. Associated PCB Layout**

## 9 Device and Documentation Support

### 9.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 9.2 Documentation Support

#### 9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Comprehensive Error Calculation for Instrumentation Amplifiers application note](#)
- Texas Instruments, [REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference data sheet](#)
- Texas Instruments, [OPAx191 36V, Low Power, Precision, CMOS, Rail-to-Rail Input/Output, Low Offset Voltage, Low Input Bias Current Op Amp data sheet](#)

### 9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 9.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.  
All trademarks are the property of their respective owners.

### 9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (March 2025) to Revision A (July 2025)	Page
• Changed data sheet status from Advance Information to Production Data.....	1

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">XINA630DDFR</a>	Active	Preproduction	SOT-23-THIN (DDF)   8	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
XINA630DDFR.B	Active	Preproduction	SOT-23-THIN (DDF)   8	3000   LARGE T&R	-	Call TI	Call TI	See XINA630DDFR	

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# DDF0008A



# PACKAGE OUTLINE

## SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



4222047/E 07/2024

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

# EXAMPLE BOARD LAYOUT


DDF0008A

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4222047/E 07/2024

NOTES: (continued)


- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DDF0008A

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4222047/E 07/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated